# Experiment No 4: Combinational Circuits: Structural Modeling Simulation

## **Submitted To:**

Ubaid Ullah Fayyaz

## **Submitted By:**

Muhammad Aqib Wazir 2022-EE-172 Section D

# **Digital System**


University Of Engineering and Technology, Lahore


Part -A

## **Truth Table:**


l l	4	E	3		Output	
A1	Α0	B1	В0	R	G	В
0	0	0	0	1	0	1
0	0	0	1	1	1	0
0	0	1	0	1	1	0
0	0	1	1	1	1	0
0	1	0	0	0	1	1
0	1	0	1	1	0	1
0	1	1	0	1	1	0
0	1	1	1	1	1	0
1	0	0	0	0	1	1
1	0	0	1	0	1	1
1	0	1	0	1	0	1
1	0	1	1	1	1	0
1	1	0	0	0	1	1
1	1	0	1	0	1	1
1	1	1	0	0	1	1
1	1	1	1	1	0	1

## K-Maps:






# Circuit Diagram Using K Map:



## **Circuit Diagram Using Vivado:**



## **Maximum Combinational Delay in Synthesis:**

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
3 Path 1	00	3	2	3	b[1]	green	6.780	5.174	1.606	∞	input port clock		
→ Path 2	00	3	2	3	b[1]	red	6.749	5.143	1.606	∞	input port clock		
→ Path 3	00	3	2	3	b[1]	blue	6.739	5.133	1.606	00	input port clock		

### **Resource Utilization:**

Slice Logic

+	+	+	+	++
Site Type	Used		Available +	
Slice LUTs*	1 2	1 0		<0.01
LUT as Logic	1 2	0	63400	<0.01
LUT as Memory	1 0	0	19000	0.00
Slice Registers	1 0	0	126800	0.00
Register as Flip Flop	1 0	1 0	126800	0.00
Register as Latch	1 0	1 0	126800	0.00
F7 Muxes	1 0	1 0	31700	0.00
F8 Muxes	1 0	0	15850	0.00
+	+	+	+	++

#### 4. IO and GT Specific

-----

+	-+-		+		+	+-	+
Site Type	Ī	Used	İ	Fixed	Available	İ	Util%
+	-+-		+		+	+-	+
Bonded IOB	-	7	I	0	210	I	3.33
Bonded IPADs	-	0	I	0	1 2	I	0.00
PHY_CONTROL	1	0	I	0	1 6	Ī	0.00
PHASER_REF	1	0	I	0	1 6	I	0.00
OUT_FIFO	1	0	I	0	1 24	I	0.00
IN_FIFO	1	0	I	0	1 24	I	0.00
IDELAYCTRL	-	0	I	0	1 6	I	0.00
IBUFDS	-	0	I	0	202	I	0.00
PHASER_OUT/PHASER_OUT_PHY	-	0	I	0	24	I	0.00
PHASER_IN/PHASER_IN_PHY	1	0	I	0	1 24	I	0.00
IDELAYE2/IDELAYE2_FINEDELAY	-	0	I	0	300	I	0.00
ILOGIC	1	0	I	0	210	I	0.00
OLOGIC	1	0	I	0	210	I	0.00
+	-+-		+		+	+-	+

#### Primitives

-----

				Functional Category
   IBUF	+	4	1	I0
OBUF	Ī	3	Ī	IO
LUT4	I	3	I	LUT

Part -B


## **Truth table**

					seg	seg	seg	seg	seg	seg	seg
characters	A1	A0	B1	B0	а	b	С	d	е	f	g
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	0	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	0	1	0	0
Α	1	0	1	0	0	0	0	1	0	0	0
В	1	0	1	1	1	1	0	0	0	0	0
С	1	1	0	0	0	1	1	0	0	0	1
D	1	1	0	1	1	0	0	0	0	1	0
Е	1	1	1	0	0	1	1	0	0	0	0
F	1	1	1	1	0	1	1	1	0	0	0


charachters	A2	A1	A0		an. 1	an. 2	an.3	an.4	an.5	an.6	an.7
0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	0	1	1	1	1	1	1
2	0	1	0	1	1	0	1	1	1	1	1
3	0	1	1	1	1	1	0	1	1	1	1
4	1	0	0	1	1	1	1	0	1	1	1
5	1	0	1	1	1	1	1	1	0	1	1
6	1	1	0	1	1	1	1	1	1	0	1
7	1	1	1	1	1	1	1	1	1	1	0

# K-maps

Seg A:  AB (30, 04 11 10)  00 0 1 0 0 0  11 0 1 0 0  10 0 0 1 0 0  (A+B+C) (A+B+D)  (A+D) (A+C) (B+C) (B+D) (A+B+D)
Seg B ?
00 (10 0)
010101
10 0 0 1 0
(B+C) (B+D) (A+C+D) · (A+C+D)
Seg C:  AB CD 00 01 11 10  00 0 0 0 0 1  01 0 0 0 0 0



## Circuit diagram using vivado:



## **Maximum combinational delay in Synthesis:**

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
→ Path 1	00	3	2	8	b[0]	an_2	6.836	5.230	1.606	00	input port clock		
3 Path 2	00	3	2	8	b[2]	an_3	6.805	5.199	1.606	00	input port clock		
3 Path 3	00	3	2	8	b[2]	an_7	6.804	5.199	1.606	00	input port clock		
→ Path 4	00	3	2	7	a[1]	seg_f	6.798	5.192	1.606	00	input port clock		
3 Path 5	00	3	2	7	a[1]	seg_b	6.792	5.187	1.606	00	input port clock		
→ Path 6	00	3	2	7	a[1]	seg_a	6.792	5.186	1.606	00	input port clock		
→ Path 7	00	3	2	8	b[0]	an_5	6.789	5.184	1.606	00	input port clock		
3 Path 8	00	3	2	8	b[0]	an_4	6.788	5.182	1.606	00	input port clock		
→ Path 9	00	3	2	7	a[3]	seg_d	6.784	5.178	1.606	00	input port clock		
3 Path 10	00	3	2	8	b[0]	an_6	6.779	5.173	1.606	00	input port clock		

# Maximum combinational delay in Implementation:

Name	Slack	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
Path 1	00	3	2	8	b[1]	an_6	11.080	5.339	5.741	00	input port clock		
Path 2	00	3	2	7	a[2]	seg_a	10.407	5.414	4.993	00	input port clock		
3 Path 3	00	3	2	7	a[2]	seg_b	10.150	5.159	4.991	00	input port clock		
→ Path 4	00	3	2	8	b[1]	an_7	10.114	5.400	4.714	00	input port clock		
3 Path 5	00	3	2	8	b[1]	an_2	10.110	5.192	4.917	00	input port clock		
→ Path 6	00	3	2	8	b[1]	an_3	9.927	5.406	4.521	00	input port clock		
→ Path 7	00	3	2	7	a[2]	seg_f	9.832	5.397	4.434	00	input port clock		
3 Path 8	00	3	2	8	b[1]	an_0	9.649	5.382	4.268	00	input port clock		
→ Path 9	00	3	2	7	a[3]	seg_d	9.623	5.382	4.241	00	input port clock		
3 Path 10	00	3	2	7	a[2]	seg_e	9.298	5.137	4.161	∞	input port clock		

# **Resource Utilization Summary:**

Slice Logic

\_\_\_\_\_

+	+	-+		+		+-		+
Site Type	Used				Available		Util%	I
<del>+</del>	·					_		Т
Slice LUTs*	1 8		0	ı	63400	l	0.01	ı
LUT as Logic	8	1	0	I	63400	l	0.01	I
LUT as Memory	1 0	1	0	I	19000	I	0.00	I
Slice Registers	1 0	1	0	I	126800	I	0.00	I
Register as Flip Flop	1 0	1	0	I	126800	I	0.00	I
Register as Latch	1 0	1	0	I	126800	ı	0.00	I
F7 Muxes	1 0	1	0	I	31700	I	0.00	I
F8 Muxes	1 0	1	0	I	15850	l	0.00	I
+	+	-+		+		+-		+

#### 4. IO and GT Specific

-----

+	+		+-		+-		+-		+
Site Type	i	Used	İ	Fixed	İ	Available	İ	Util%	İ
+	+		+-		+-		+-		+
Bonded IOB	- 1	22	I	0	I	210	I	10.48	I
Bonded IPADs	- 1	0	I	0	I	2	I	0.00	I
PHY_CONTROL	- 1	0	I	0	I	6	I	0.00	I
PHASER_REF	- 1	0	1	0	I	6	I	0.00	I
OUT_FIFO	- 1	0	I	0	I	24	I	0.00	I
IN_FIFO	- 1	0	1	0	I	24	I	0.00	I
IDELAYCTRL	- 1	0	I	0	I	6	I	0.00	I
IBUFDS	- 1	0	1	0	I	202	I	0.00	I
PHASER_OUT/PHASER_OUT_PHY	1	0	1	0	I	24	I	0.00	I
PHASER_IN/PHASER_IN_PHY	- 1	0	1	0	I	24	I	0.00	I
IDELAYE2/IDELAYE2_FINEDEL	AY	0	1	0	I	300	I	0.00	I
ILOGIC	- 1	0	I	0	I	210	I	0.00	I
OLOGIC	- 1	0	I	0	I	210	Ī	0.00	I
4									_

#### Primitives

-----

+	+	++
Ref Name		Functional Category
OBUF	15	+   IO
LUT3	8	LUT
LUT4	7	LUT
IBUF	7	I IO I
+	·	