Experiment No 5: Combinational Circuits: Structural Modeling Simulation

Submitted To:

Ubaid Ullah Fayyaz

Submitted By:

Muhammad Aqib Wazir 2022-EE-172

Section D

Digital System

University Of Engineering and Technology, Lahore


Truth table

					seg						
characters	A1	A0	B1	B0	а	b	С	d	е	f	g
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	0	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	0	1	0	0
Α	1	0	1	0	0	0	0	1	0	0	0
В	1	0	1	1	1	1	0	0	0	0	0
С	1	1	0	0	0	1	1	0	0	0	1
D	1	1	0	1	1	0	0	0	0	1	0
Е	1	1	1	0	0	1	1	0	0	0	0
F	1	1	1	1	0	1	1	1	0	0	0


charachters	A2	A1	A0	an. 0	an. 1	an. 2	an.3	an.4	an.5	an.6	an.7
0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	0	1	1	1	1	1	1
2	0	1	0	1	1	0	1	1	1	1	1
3	0	1	1	1	1	1	0	1	1	1	1
4	1	0	0	1	1	1	1	0	1	1	1
5	1	0	1	1	1	1	1	1	0	1	1
6	1	1	0	1	1	1	1	1	1	0	1
7	1	1	1	1	1	1	1	1	1	1	0

K-maps

Seg A:
AB (00,00) 11 10
00 0 1 0 0
01 1 0 0 0
11 0 1
(A+D)-(A+E) (B+E)-(B+D)-(A+B+C)-(A+B+D)
(HAD) (HIC) (S.C) (
Cea R.
Seg B , 18 CB 01 11 119
00 (0 0)
(B+C) · (B+D) · (A+C+D) · (A+C+D)
Seg C:
× 100
00 0 0
01 10 10 0
1001
0000
.10
(A+C). (A+D). (A+B). (C+D). (A+B)



Circuit diagram using vivado:



Maximum combinational delay in Synthesis:

Name	Slack	^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
3 Path 1		00	3	2	8	b[0]	an_2	6.836	5.230	1.606	00	input port clock		
3 Path 2		00	3	2	8	b[2]	an_3	6.805	5.199	1.606	00	input port clock		
→ Path 3		00	3	2	8	b[2]	an_7	6.804	5.199	1.606	00	input port clock		
→ Path 4		00	3	2	7	a[1]	seg_f	6.798	5.192	1.606	00	input port clock		
→ Path 5		00	3	2	7	a[1]	seg_b	6.792	5.187	1.606	00	input port clock		
→ Path 6		00	3	2	7	a[1]	seg_a	6.792	5.186	1.606	00	input port clock		
→ Path 7		00	3	2	8	b[0]	an_5	6.789	5.184	1.606	00	input port clock		
3 Path 8		00	3	2	8	b[0]	an_4	6.788	5.182	1.606	00	input port clock		
→ Path 9		00	3	2	7	a[3]	seg_d	6.784	5.178	1.606	00	input port clock		
→ Path 10		00	3	2	8	b[0]	an_6	6.779	5.173	1.606	00	input port clock		

Maximum combinational delay in Implementation:

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
→ Path 1	00	3	2	8	b[1]	an_6	11.080	5.339	5.741	∞	input port clock		
3 Path 2	∞	3	2	7	a[2]	seg_a	10.407	5.414	4.993	00	input port clock		
4 Path 3	∞	3	2	7	a[2]	seg_b	10.150	5.159	4.991	00	input port clock		
→ Path 4	∞	3	2	8	b[1]	an_7	10.114	5.400	4.714	00	input port clock		
3 Path 5	∞	3	2	8	b[1]	an_2	10.110	5.192	4.917	00	input port clock		
→ Path 6	∞	3	2	8	b[1]	an_3	9.927	5.406	4.521	∞	input port clock		
→ Path 7	∞	3	2	7	a[2]	seg_f	9.832	5.397	4.434	∞	input port clock		
4 Path 8	∞	3	2	8	b[1]	an_0	9.649	5.382	4.268	∞	input port clock		
→ Path 9	∞	3	2	7	a[3]	seg_d	9.623	5.382	4.241	∞	input port clock		
4 Path 10	∞	3	2	7	a[2]	seg_e	9.298	5.137	4.161	00	input port clock		

Resource Utilization Summary:

1. Slice Logic

Site Type	+ Used +	Fixed	Available	++ Util% ++
Slice LUTs*		. 0	63400	0.01
LUT as Logic	8	1 0	63400	0.01
LUT as Memory	1 0	1 0	19000	0.00
Slice Registers	0	1 0	126800	0.00
Register as Flip Flop	1 0	1 0	126800	0.00
Register as Latch	1 0	1 0	126800	0.00
F7 Muxes	1 0	1 0	31700	0.00
F8 Muxes	1 0	0	15850	0.00
+	+	+	+	++

4. IO and GT Specific

+	+-		+		+	+-		+
Site Type	I	Used	I	Fixed	Available	I	Util%	I
+	+-		+		+	+-		+
Bonded IOB	I	22	I	0	210	I	10.48	I
Bonded IPADs	I	0	I	0	1 2	I	0.00	I
PHY_CONTROL	I	0	I	0	1 6	I	0.00	I
PHASER_REF	I	0	I	0	1 6	I	0.00	I
OUT_FIFO	I	0	I	0	1 24	I	0.00	I
IN_FIFO	I	0	I	0	1 24	I	0.00	I
IDELAYCTRL	I	0	I	0	1 6	I	0.00	I
IBUFDS	I	0	I	0	202	I	0.00	I
PHASER_OUT/PHASER_OUT_PHY	I	0	I	0	24	I	0.00	I
PHASER_IN/PHASER_IN_PHY	I	0	I	0	1 24	I	0.00	I
IDELAYE2/IDELAYE2_FINEDELAY	I	0	I	0	300	I	0.00	I
ILOGIC	I	0	I	0	1 210	I	0.00	I
OLOGIC	I	0	I	0	210	I	0.00	I
+	+-		+		+	+-		+

Primitives

İ	Ref Name	Used	Ì	Functional Cate	gory	i
	OBUF	15	Ċ		10	
	LUT3	13	i		LUT	
Ī	LUT4	7	Ī		LUT	Ī
I	IBUF	1 7	I		IO	I
+-		+	-+			-+