Experiment No 6: Digital System

Submitted To:

Ubaid Ullah Fayyaz

Submitted By:


Muhammad Aqib Wazir

2022-EE-172


Section D

University Of Engineering and Technology, Lahore

Circuit diagram:




Maximum combinational delay in implementation:





Maximum combinational delay in synthesis:



Resource Utilization Summary:

1. Slice Logic

Site Type	i	Used	i	Fixed	i	Available	i	Util%
Slice LUTs*		80	1	0	1	63400	† 	0.13
LUT as Logic	I	80	Ī	0	ı	63400	Ī	0.13
LUT as Memory	I	0	Ī	0	ı	19000	ı	0.00
Slice Registers	I	47	Ī	0	I	126800	ı	0.04
Register as Flip Flop	I	47	I	0	I	126800	ı	0.04
Register as Latch	I	0	I	0	I	126800	I	0.00
F7 Muxes	I	28	Ī	0	I	31700	ı	0.09
F8 Muxes	I	0	I	0	I	15850	I	0.00
+	+-		+		+		+-	+

4. IO and GT Specific

+		+-				+			+
!	Site Type	!	Used	!	Fixed	Available	!	Util%	!
1	Bonded IOB	1	25	1	0	210	† ·	11.90	†
i	Bonded IPADs	i	0	i	0	. 2	i	0.00	ĺ
ı	PHY_CONTROL	Ī	0	Ī	0	1 6	ı	0.00	ı
1	PHASER_REF	I	0	Ī	0	1 6	I	0.00	I
1	OUT_FIFO	I	0	I	0	1 24	I	0.00	I
1	IN_FIFO	I	0	I	0	1 24	I	0.00	I
1	IDELAYCTRL	I	0	I	0	1 6	I	0.00	I
I	IBUFDS	I	0	I	0	202	I	0.00	I
1	PHASER_OUT/PHASER_OUT_PHY	I	0	I	0	1 24	I	0.00	I
1	PHASER_IN/PHASER_IN_PHY	I	0	I	0	1 24	I	0.00	I
1	IDELAYE2/IDELAYE2_FINEDELAY	I	0	I	0	300	I	0.00	I
1	ILOGIC	I	0	I	0	210	I	0.00	I
I	OLOGIC	I	0	I	0	210	I	0.00	I
+		+-		+		+	+-		+

Clocking

+-		+		+-		+		+		+
Ì	Site Type	İ	Used	l	Fixed	İ	Available	İ	Util%	l
+		+		+ -		+		+		†
	BUFGCTRL	ı	1	l	0	ı	32	ı	3.13	I
ı	BUFIO	ī	0	ı	0	ī	24	ı	0.00	ı
i	MMCME2_ADV	i	0	i	0	i	6	i	0.00	i
	_					ï				•
	PLLE2_ADV	ı	0	ı	0	ı	6	ı	0.00	I
-	BUFMRCE	ı	0	l	0	I	12	I	0.00	I
1	BUFHCE	ı	0	ı	0	Ī	96	I	0.00	I
1	BUFR	ī	0	ı	0	Ī	24	ı	0.00	ı
_		Ĺ								_

Primitives

+	+	-++
Ref Name	Used	Functional Category
LUT4	64	
FDCE	32	Flop & Latch
MUXF7	28	MuxFx
OBUF	15	I IO I
IBUF	1 10	I IO I
LUT2	1 8	LUT
FDSE	1 8	Flop & Latch
LUT6	1 7	LUT
FDRE	1 7	Flop & Latch
LUT3	4	LUT
BUFG	1	Clock
		.++