



**May** 2020



UTC+4

Emin Guliyev GOUP

OS Development

kiss-conf

2 days, 13 speakers

Keep it stupid simple

Proudly supported by



https://kiss-conf.goupaz.com

Host: Sako M

Kiss.Conf 2020









# OS development and concept

Emin Ghuliev, Goup

May 10, 2020 7:00-9:00 AM UTC

# **Emin Ghuliev**

#### Compiler, microarchitecture and low-level stuff lover and hacker

Contact

Twitter: twitter.com/drm\_qh

Education

Self-taught ninja

Experience

Current:

Maintainer @ GOUP

Past:

CERT Azerbaijan, APA Holding, e-Gov Development Center, Ensign



## Overview

- Hardware components for Operating Systems
- Operating System concepts
- Development toolkit
- Safety in Operating system development (with Rust and Clang++)

# Hardware components/unit


- MMU
- Interrupt Controller
- Clocks, Timers, Counters
- Input/Output
- Storage devices
- PCI/USB
- Network

# OS components

- Bootloader
- Memory management (Paging, segmentation etc)
- Scheduler
- Multitasking/Multiprocessing
- System calls
- Device drivers

# **MMU**

- A20 line (talk in bootloader slide)
- Segmentation
- Paging



# Interrupt Controller

- PIC
- APIC
- SMP (Symmetric multiprocessing)





Figure 10-2. Local APICs and I/O APIC When Intel Xeon Processors Are Used in Multiple-Processor Systems



### Interrupt Controller types

- Exception
- Interrupt Request (IRQ) or Hardware Interrupt
- Software Interrupt





Figure 6-1. Relationship of the IDTR and IDT

# **Timers**



# Input/Output (PS2/Serial)








# **Storage Devices**


- SATA
- ATAPI
- AHCI
- DMA



#### PCI/PCIe/USB

#### PCI configuration space






#### **Device drivers**

- PCI
- First stage: PCI device discovery and initialization
- Then OS will enumerate PCI buses to discovery devices.

#### **Block diagram of a PCI bus system**




#### **Device drivers**



The PCI specification provides for totally software driven initialization and configuration of each device (or target) on the PCI Bus via a separate Configuration Address Space. 256-byte Configuration Space registers

register	offset	bits 31-24	bits 23-16	bits 15-8	bits 7-0							
00	00	Device ID		Vendor ID								
01	04	Status	20	Command								
02	08	Class code	Subclass	Prog IF	Revision ID							
03	0C	BIST	Header type	Latency Timer	Cache Line Size							
04	10	Base address #0 (BAR0)										
05	14	Base addres	s #1 (BAR1)									
06	18	Base addres	s #2 (BAR2)									
07	1C	Base address	s #3 (BAR3)									
08	20	Base addres	s #4 (BAR4)									
09	24	Base address #5 (BAR5)										
0A	28	Cardbus CIS Pointer										
ОВ	2C	Subsystem II	)	Subsystem Vendor ID								
0C	30	Expansion ROM base address										
0D	34	Reserved			Capabilities Pointer							
0E	38	Reserved										
0F	3C	Max latency	Min Grant	Interrupt PIN	Interrupt Line							

## **OS Components**



#### Bootloader

- x86 processor will begin executing the instructions at address FFFF:0000 (Real mode)
- Physical address = (A \* 0x10) + B (we can use just 16 bits of memory  $2^16 = 64$  kib)



## MMU (Memory Management Unit) Interaction

- Paging (Protections CPL0 CPL3)
- Segmentation
  - GDT
  - LDT
- Memory Allocator Kernel Based (e.g buddy allocator, slub allocator)
- Memory Allocators User based (Heap)

### Memory Management Unit

- Paging divide memory into fixed-sized pages
- Segmentation divide memory into segments
- MMU gives protection and limit mechanism
- MMU translates virtual address to physical address

### Segmentation

- In real mode we use a logical address in the form A:B to address memory. This is translated into a physical address using the equation:
  - Physical address = (A \* 0x10) + B
- In protected mode A selector represents an offset into a system table called the Global Descriptor Table (GDT).




Figure 3-5. Logical Address to Linear Address Translation






Figure 3-8. Segment Descriptor

### Descriptor fields





# Segment descriptors

Table 5-1. Code-and bata-segment types

Description		Descriptor		Type Field				
		Туре	8 A	9 W	10 E	11	Decimal	
	Read-Only	Data	0	0	0	0	0	
cessed	Read-Only, acces	Data	1	0	0	0	1	
data segment	Read/Write	Data	0	1	0	0	2	
ccessed	Read/Write, acce	Data	1	1	0	0	3	
pand-down	Read-Only, expa	Data	0	0	1	0	4	
pand-down, accessed	Read-Only, expa	Data	1	0	1	0	5	
xpand-down	Read/Write, expa	Data	0	1	1	0	6	
xpand-down, accessed	Read/Write, expa	Data	1	1	1	0	7	
			Α	R	С			
	Execute-Only	Code	0	0	0	1	8	
accessed	Execute-Only, ac	Code	1	0	0	1	9	
code segment	Execute/Read	Code	0	1	0	1	10	

# **Paging**

 Paging is a system which allows each process to see a full virtual address space without actually requiring the full amount of physical memory to be available or present

#### PTE (Page table entry)

#### 

#### Paging process




Figure 4-2. Linear-Address Translation to a 4-KByte Page using 32-Bit Paging

# Big picture (Paging)


6	6665	5 5 5 5 5 5 5 8 7 6 5 4 3 2	5 M <sup>1</sup>	M-1 333	2 2 2 2 2 2 2 2 2 9 8 7 6 5 4 3 2 1	2111111	1 1	1 1	8 7	6	5 4	2	2 1	n	
Reserved <sup>2</sup>				Address of PML4 table				PP				Igr		CR3	
X D 3	Ignored Rsvd.		Address of page-directory-pointer table				Ign. Rs I PPUF vd g A CW/S/ vd n D T/S				R/SW	1	PML4E: present		
Ignored												0	PML4E: not present		
X D 3	Prot. Key <sup>4</sup>	Ignored	Rsvd.	Address of 1GB page frame Reserved A				lgn.		D					PDPTE: 1GB page
X D 3	X D Ignored Rsvd. Address of page directory Ign. $ 0 $ ig A C W / S / W   S									1	PDPTE: page directory				
Ignored											0	PDTPE: not present			
X D 3	Prot. Key <sup>4</sup>	Ignored	Rsvd.	Address of 2MB page frame Reserved A T		P A T	lgn.	G <b>1</b>	D	A C D	P W T	J R S W	1	PDE: 2MB page	
D 3	Ignored Rsvd. Address of page table Ign. Q   I   P   P   U   G   I   D   T   V   V   I   D   T   V   V   V   V   V   V   V   V   V								1	PDE: page table					
Ignored											0	PDE: not present			
X D 3	Prot. Key <sup>4</sup>	Ignored	Ignored Rsvd. Address of 4KB page frame Ign. G P D A CW S W								1	PTE: 4KB page			
Ignored									Q	PTE: not present					

Figure 4-11. Formats of CR3 and Paging-Structure Entries with 4-Level Paging

## Kernel Physical allocators

- Buddy allocator
  - The buddy allocator works by repeatedly splitting memory blocks in half to create two smaller "buddies" until we get a block of the desired size.


Logically subdivide memory block power-of-two blocks



If we need 16K, we split the 64K block into two 32K and then split one of those into 32 K.


### Internal Fragmentation in Memory allocators

Internal fragmentation will cause wasted memory inside block
 27K is allocated 5K is wasted



#### Kernel Slab allocator


 It used to reduce fragmentation. The technique is used to retain allocated memory that contains a data object of a certain type for reuse upon subsequent allocations of objects of the same type



# Multitasking/Scheduling



# Multitasking - Preemption




## Multitasking in the wild

- Task scheduling
  - An interrupt is scheduled with timer to allow the operating system kernel to switch between processes when their time slices expire
  - Task scheduler will set rate to fire interrupt by Timer controller




# Multiprocessor





### System calls

- Syscalls
  - is the programmatic way in which a process requests a service from the kernel of the operating system on which it is executed.



#### Device communication with OS





# **Q&A Discussion**



https://bit.ly/3akb2lq