





# Digital Techniques 2

## L3: Combinational Logic Design 1




# Combinational Logic Circuit Properties

- In combinational circuits, outputs' states depend only on current state of the inputs
  - Change in any input can cause a change in outputs (circuit is **sensitive** to all inputs)
  - To define a circuit completely, output values must be defined for all combinations of input values
  - Combinational logic operations are implemented with **logic gates** in ICs or **RAM look-up tables** in FPGAs
  - Because of **propagation delays** of logic components, outputs of combinational circuits often show **wrong values** before they settle ("hazard", "glitch")
  - Delays are not considered in RTL models



Blue symbols denote  
combo logic in this course!

s	a	b	p	q
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	0	0
1	0	1	1	0
1	1	0	0	1
1	1	1	1	1





# Processes in Hardware Description Languages

- A process is a block of *sequential* programming language statements that is **executed continuously**
- A module can contain many processes that operate **concurrently**
- An **always** procedure is this kind of process in SystemVerilog<sup>1</sup>
- An **always** procedure consists of
  - An (optional) **event list** (a.k.a. **sensitivity list**) that contains a list of expressions whose change starts the procedure
  - A list of **sequential statements** that are executed in order


```
always @(s, a, b)      1
begin : my_mux
  if (s == '0)
    begin
      p = a;
      q = b;
    end
  else
    begin
      p = b;
      q = a;
    end
  end : my_mux          3
```

1. **always** procedure waits here for a change in **s, a or b.**
2. When a change occurs, the sequential statements are executed
3. When the end is reached, the process returns to the beginning to wait for the next event

<sup>1</sup> process statement in VHDL.



# Process Example



Assume that in the beginning **sel\_in**=0, **a1\_in**=1, **a2\_in**=2, **b1\_in**=3, **b2\_in**=3, and thus **sum\_out**=4.

If **sel\_in** rises to 1  $\Rightarrow$  **muxa** and **muxb** are triggered  $\Rightarrow$  **a** changes to 2, **b** remains unchanged  $\Rightarrow$  **add** is triggered because of **a**  $\Rightarrow$  **sum\_out** changes to 5.

```
module muxadd
  (input logic sel_in,
   input logic [7:0] a1_in, a2_in, b1_in, b2_in,
   output logic [8:0] sum_out);

  logic [7:0] a, b;

  always @(sel_in, a1_in, a2_in)
    begin : muxa
      if (sel_in == '0)
        a = a1_in;
      else
        a = a2_in;
    end : muxa

  always @(sel_in, b1_in, b2_in)
    begin : muxb
      if (sel_in == '0)
        b = b1_in;
      else
        b = b2_in;
    end : muxb

  always @((a, b))
    begin : add
      sum_out = a + b;
    end : add
endmodule
```




# Coding Rules Combinational Processes

1. Process must be **sensitive to all of its inputs** (to variables and ports whose values are read in the process)
2. Process must **always assign a value to all of its outputs** (variables and ports that are assigned to *somewhere* in the process)
3. Internal variables must be given values before they are read ("no memory" rule)
4. It contains **no feedback** (variable cannot be used as input and output, and it must be written before it is read in the process)
5. Variables must be assigned using the **blocking assignment operator =**, which takes effect immediately

If you break these rules, the following can happen:

- Synthesis generates level-sensitive **latches** to implement an *implied* memory,
- Simulated and synthesized functionality can be different ("simulation-synthesis mismatch")
- A **combinational feedback loop** ("timing loop") can be created, potentially causing circuit to oscillate






# Common Modeling Errors 1

- Incomplete sensitivity list


```
always @ (a, b)  
  q = a & b & c;
```



Synthesis tool creates an AND gate, but in RTL simulation changes in **c** do not affect output  $\Rightarrow$  RTL simulation results differ from real circuit behavior.

- Latch inferred

```
logic a, b, c, q;  
logic [1:0] s;  
  
always @ (s, a, b, c)  
begin : mux3  
  if (s == 2'b00)  
    q = a;  
  else if (s == 2'b01)  
    q = b;  
  else if (s == 2'b10)  
    q = c;  
end : mux3
```



Code does not assign a value to **q** when **s == 2'b11**. A **latch** must be inserted at the output to make **q** hold its previous state in that case.



# Common Modeling Errors 2

- Combinational feedback loop

```
module badcombo
  (input logic      enable, up,
   output logic [1:0]  value);


  logic [1:0] count;

  always @(enable, up)
  begin
    if (enable)
      if (up)
        count = count + 1;
      else
        count = count - 1;
    else
      count = 0;
  end

  assign value = count;
endmodule
```

An up/down counter  
is NOT modelled this  
way!

If a process reads and writes the same variable, care must be taken that the variable is always assigned a value in the process before it is read. Failing to do that will cause a **latch** to be inferred or a **combinational feedback loop** to be created.



Synthesis tool warnings:

Information: Timing loop detected. (OPT-150)

U3/A U3/Y U5/A2 U5/Y

Information: Timing loop detected. (OPT-150)

U4/A2 U4/Y U7/A1 U7/Y



# always\_comb Procedure in SystemVerilog

- **always** is a "general-purpose" process in Verilog and SystemVerilog
- SystemVerilog defines the **always\_comb** procedure that is exclusively meant for modeling combinational logic for RTL synthesis
- **always\_comb does not require or allow a sensitivity list** to be defined (it is by default sensitive to all of its inputs)
- **always\_comb models combinational behaviour more accurately** in simulation
- The **always\_comb** keyword **declares the designer's intent** for synthesis tools

```
always_comb  
begin  
    if (s == 2'b00)  
        q = a;  
    else if (s == 2'b01)  
        q = b;  
    else if (s == 2'b10)  
        q = c;  
end
```

Now that the synthesis tool *knows* that the code tries to model combinational logic, it can issue a warning if sequential components are created:


**Warning: badcombo.sv:35: Netlist for always\_comb block contains a latch. (ELAB-974)**

**Conclusion:** Always use only **always\_comb** to model combinational logic!



# Procedural Code Structure (Simplified!)

`always_comb`



```
always_comb  
q_out = a_in + b_in;
```

Indentation has no effect as in Python. `always_comb` only "affects" `q1_out = ...`

~~```
always_comb  
q1_out = a_in + b_in;  
q2_out = a_in - b_in;
```~~

```
always_comb  
begin  
q1_out = a_in + b_in;  
q2_out = a_in - b_in;  
end
```



# Procedural Control Statements and Loops

Procedural  
Control or Loop

`if ( Expression1 )  
 Code Block  
else if ( Expression )  
 Code Block  
:  
else  
 Code Block`

`case ( Expression )  
 Expression :  
 Code Block  
 :  
 default:  
 Code Block  
endcase`

`for ( Init ; Expression ; Step )  
 Code Block  
while ( Expression )  
 Code Block  
do  
 Code Block  
while( Expression )`

Check out also:

**unique if**  
**unique0 if**  
**priority if**

**unique case**  
**unique0 case**  
**priority case**

<sup>1)</sup>  
0 or 'x = false  
any other = true



# Examples: case Statement and for Loop

Case item expressions matched with case expression

```
case ( sel_in )
 3'b000:
  case_out = a_in;
 3'b001:
  case_out = b_in;
 3'b010, 3'b011:
  case_out = c_in;
default:
  case_out = 4'b0000;
endcase
```

default item is selected if none of the case item expressions match.

The code block of a case item is executed if the value of its **case item expression == case expression**.

This code loops through the elements of vector **a** and counts the number of zero bits in **a**.

Case expression whose value selects one case item.

```
module count_zeros
  (input logic [7:0] a,
  output logic [3:0] sum);
```

```
always_comb
begin
  logic [3:0] nzeros;
```

Loop variable initialization

```
nzeros = 0;
for (int i = 0; i < 8; i = i+1)
begin
```

Loop step: Executed after every loop iteration.

```
  if (a[i] == '0)
    nzeros = nzeros + 1;
end
```

```
  sum = nzeros;
end
endmodule
```

Exercise: Check that all combinational logic coding rules were obeyed!

| a        | sum  |
|----------|------|
| 00000000 | 1000 |
| 00000001 | 0111 |
| 00000010 | 0111 |
| 00000011 | 0110 |
| .....    | .... |
| 11111111 | 0000 |



# Coding Style Examples: Multiplexers

```
module mux_4x8
  (input logic [1:0] sel_in,
   input logic [7:0] a_in, b_in, c_in, d_in,
   output logic[7:0] mux_out);

  always_comb
    begin : mux_logic
      case (sel_in)
        2'b00: mux_out = a_in;
        2'b01: mux_out = b_in;
        2'b10: mux_out = c_in;
        2'b11: mux_out = d_in;
      endcase
    end : mux_logic
  endmodule
```

**Notice!** If number of inputs is less than the addressable range of sel\_in, a **default** case item must be added

```
module mux_Nx8
  #(parameter N = 4)
  (input logic [$clog2(N)-1:0] sel_in,
   input logic [N-1:0][7:0] data_in,
   output logic[7:0] mux_out);


  always_comb
    begin : mux_logic
      mux_out= data_in[sel_in];
    end : mux_logic
  endmodule
```

System function **\$clog2()** returns the log base 2 of x argument rounded up to an integer value. Very useful in hardware design!



# Coding Style Examples : Algorithmic Models

- There are no theoretical limits to the complexity of algorithmic models of combinational logic
- However, logic synthesis programs do not optimize the RTL architecture; complex algorithms may therefore yield complex hardware



```
module bubble_sort8
  (input logic [7:0][7:0] data_in,
   output logic [7:0][7:0] data_out);

  always_comb
    begin : sort_logic
      logic [7:0][7:0] tmp;
      tmp = data_in;

      for (int step = 0; step < 7; step = step + 1)
        for (int i = 0; i < 7-step; i = i + 1)
          if (tmp[i] > tmp[i+1])
            { tmp[i+1], tmp[i] } = { tmp[i], tmp[i+1] };
      data_out = tmp;
    end : sort_logic
  endmodule
```

For each iteration of the inner loop, a comparator and two muxes are synthesized to implement a swap operation.

*Exercise: Check that all combinational logic coding rules were obeyed!*



# Additional Coding Rules


- Initial assignments of variables must **not** be used

```
logic x = '0, y = '0; // Wrong!
always_comb
begin
    x = a_in | b_in;
    if (a_in & b_in & c_in)
        y = '1;
end
```

- Initial assignment can hide the bug in the code as **y** should remain in unknown state in simulation until **(a\_in & b\_in & c\_in)** becomes true
- Synthesis tools ignore initial assignments** as they cannot be implemented in hardware, which can cause a **simulation-synthesis mismatches**

- Variable cannot be driven from two processes

```
always_comb
begin : A
    z = a_in & ~mode_in; // Wrong!
end : A
always_comb
begin : B
    z = b_in & mode_in; // Wrong!
end : B
```



Short circuit created!

**always\_comb** will report an error from this but **always** does not.

# References

1. IEEE Std 1800-2012 IEEE STANDARD FOR SYSTEMVERILOG  
Ch 9. Processes, esp. always (9.2.2.1) and always\_comb (see 9.2.2.2)
2. IEEE Standard for Verilog® Register Transfer Level Synthesis  
5.1 Modeling combinational logic