



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 1/09/2020
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet: 2 of 3
Drawn By:	File: LionIRVT-PMP15043-1.SchDoc	Size: A4
Engineer:	Contact:	


-5V Supply




5V Supply




-0.2V Supply



+9V Supply




3V3 Supply



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 1/09/2020
TID #:	Project Title:	
Number:	Rev:	Sheet Title: Bias Supply
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet 3 of 11
Drawn By:	File: Lion/RT-SV601272A-Bias.SchDoc	Size: B
Engineer:	Contact:	http://www.ti.com
		© Texas Instruments




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 1/09/2020
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet: 3 of 3
Drawn By:	File: LionIRVT-PMP15043-2.SchDoc	Size: A4
Engineer:	Contact:	

DAC


VREF
Output Range:0V-2.3V

VREF
Output Range:0V-4.1V




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 1/09/2020
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet 8 of 11
Drawn By:	File: LionlRVT-DAC.SchDoc	Size: B
Engineer:	Contact:	



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 1/09/2020
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet 9 of 11
Drawn By:	File: Lion/RVT-ADC.SchDoc	Size: B
Engineer:	Contact:	



Title		
Size	Number	Revision
A4		
Date:	9/01/2020	Sheet of
File:	C:\sandbox\...\LionIRVT-Base.SchDoc	Drawn By:

1

2

3

4

A

A

V5.0_DAQ

SPI_MISO
SPI_MOSI
SPI_CS
SPI_SCLK
SPI_DRDY
SPI_DONE

DAC_SDO
DAC_SDIN
DAC_CLRn
DAC_SCLK
DAC_SYNCn
DAC_LDACn

LED_RED_1
LED_GRN_1
LED_BLU_1
BST_EN_1
BUCK_EN_1

LED_RED_2
LED_GRN_2
LED_BLU_2
BST_EN_2
BUCK_EN_2

B

B

C

C

D

D

Title		
Size	Number	Revision
A4		
Date:	9/01/2020	Sheet of
File:	C:\sandbox\...\LionIRVT-Controller.SchDpDrawn By:	

1

2

3

4