











## ISO7740-Q1, ISO7741-Q1, ISO7742-Q1

SLLSEU0B-NOVEMBER 2016-REVISED SEPTEMBER 2018

# ISO774x-Q1 High-Speed, Robust-EMC Reinforced Quad-Channel Digital Isolators

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature
- Signaling Rate: Up to 100 Mbps
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25-V to 5.5-V Level Translation
- Default Output High and Low Options
- Low Power Consumption, Typical 1.5 mA per Channel at 1 Mbps
- Low Propagation Delay: 10.7 ns Typical (5-V Supplies)
- High CMTI: ±100 kV/μs Typical
- Robust Electromagnetic Compatibility (EMC)
  - System-Level ESD, EFT, and Surge Immunity
  - Low Emissions
- Isolation Barrier Life: >40 Years
- Wide-SOIC (DW-16) and QSOP (DBQ-16) Package Options
- Safety-Related Certifications:
  - DIN V VDE V 0884-11:2017-01
  - UL 1577 Component Recognition Program
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End Equipment Standards
  - CQC Approval per GB4943.1-2011
  - TUV Certification according to EN 60950-1 and EN 61010-1
  - All Certifications Complete except CQC Approval of DBQ-16 Package Devices

# 2 Applications

- Hybrid Electric Vehicles
- Motor Control
- **Power Supplies**
- Solar Inverters
- Medical Equipment

# 3 Description

The ISO774x-Q1 devices are high-performance, quad-channel digital isolators with 5000 V<sub>RMS</sub> (DW package) and 3000 V<sub>RMS</sub> (DBQ package) isolation ratings per UL 1577. This family of devices has reinforced insulation ratings according to VDE, CSA, TUV and CQC.

The ISO774x-Q1 devices provide high

electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by silicon dioxide (SiO<sub>2</sub>) insulation barrier. This device comes with enable pins which can be used to put the respective outputs in high impedance for multi-master applications and to reduce consumption. The ISO7740-Q1 device has all four channels in the same direction, the ISO7741-Q1 device has three forward and one reverse-direction channels, and the ISO7742-Q1 device has two forward and two reverse-direction channels. If the input power or signal is lost, default output is high for devices without suffix F and low for devices with suffix F. See the Device Functional Modes section for further details.


Used in conjunction with isolated power supplies, this device helps prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. chip Through innovative design and lavout techniques, electromagnetic compatibility of the ISO774x-Q1 devices have been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO774x-Q1 devices are available in 16-pin SOIC and QSOP packages.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7740-Q1	SOIC (DW)	10.30 mm × 7.50 mm
ISO7741-Q1 ISO7742-Q1	SSOP (DBQ)	4.90 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



V<sub>CCI</sub> and GNDI are supply and ground connections respectively for the input

V<sub>CCO</sub> and GNDO are supply and ground connections respectively for the output channels.



# **Table of Contents**

1	Feat	tures 1		6.19 Typical Characteristics	. 18
2	App	lications 1	7	Parameter Measurement Information	20
3	Des	cription 1	8	Detailed Description	22
4	Rev	ision History2		8.1 Overview	. 22
5		Configuration and Functions3		8.2 Functional Block Diagram	. 22
6		cifications5		8.3 Feature Description	. 23
•	•	Absolute Maximum Ratings		8.4 Device Functional Modes	. 24
	6.2	ESD Ratings	9	Application and Implementation	25
	6.3	Recommended Operating Conditions		9.1 Application Information	
	6.4	Thermal Information		9.2 Typical Application	. 25
	6.5	Power Rating	10	Power Supply Recommendations	27
	6.6	Insulation Specifications	11	Layout	
	6.7	Safety-Related Certifications8		11.1 Layout Guidelines	
	6.8	Safety Limiting Values 8		11.2 Layout Example	. 28
	6.9	Electrical Characteristics—5-V Supply9	12	Device and Documentation Support	29
	6.10	Supply Current Characteristics—5-V Supply 10		12.1 Documentation Support	
	6.11	Electrical Characteristics—3.3-V Supply		12.2 Related Links	. 29
	6.12	Supply Current Characteristics—3.3-V Supply 12		12.3 Receiving Notification of Documentation Updates	s <b>29</b>
	6.13	Electrical Characteristics—2.5-V Supply 13		12.4 Community Resources	. 29
	6.14	Supply Current Characteristics—2.5-V Supply 14		12.5 Trademarks	. 29
	6.15	Switching Characteristics—5-V Supply 15		12.6 Electrostatic Discharge Caution	. 29
	6.16	Switching Characteristics—3.3-V Supply 15		12.7 Glossary	. 29
	6.17	Switching Characteristics—2.5-V Supply 16	13	Mechanical, Packaging, and Orderable	
	6.18	Insulation Characteristics Curves 17		Information	30

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision A (May 2018) to Revision B	Page
•	Changed the DIN certification number and certification status throughout the document	1
•	Changed the isolation rating of the DBQ package from 2500 V <sub>RMS</sub> to 3000 V <sub>RMS</sub>	1
•	Moved the HBM and CDM values from the Features section to the ESD Ratings table	5
•	Added V <sub>TEST</sub> to the conditions for the maximum transient isolation voltage parameter in the <i>Insulation Specifications</i> table	
•	Changed the value for the DBQ package from 3600 VPK to 4242 V <sub>PK</sub> throughout the document	<mark>7</mark>
•	Changed the method b1 V <sub>ini</sub> condition for apparent charge in the <i>Insulation Specifications</i> table	<mark>7</mark>
•	Switched the line colors for V <sub>CC</sub> at 2.5 V and V <sub>CC</sub> at 3.3 V	18
•	Switched the labels for V <sub>CC1</sub> falling and V <sub>CC2</sub> rising in the graph legend of <i>Power Supply Undervoltage Threshold vs Free-Air Temperature</i>	

# 




# 5 Pin Configuration and Functions


#### ISO7740-Q1 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View



#### ISO7741-Q1 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View



#### ISO7742-Q1 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View





# **Pin Functions**

		PIN			DECODURTION
NAME	ISO7740-Q1	ISO7741-Q1	ISO7742-Q1	1/0	DESCRIPTION
EN1	_	7	7	_	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	10	10	10	_	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	2	2	2		Cround connection for V
GNDT	8	8	8		Ground connection for V <sub>CC1</sub>
CNIDO	9	9	9		
GND2	15	15	15	_	Ground connection for V <sub>CC2</sub>
INA	3	3	3	1	Input, channel A
INB	4	4	4	I	Input, channel B
INC	5	5	12	I	Input, channel C
IND	6	11	11	I	Input, channel D
NC	7	_	_	_	Not connected
OUTA	14	14	14	0	Output, channel A
OUTB	13	13	13	0	Output, channel B
OUTC	12	12	5	0	Output, channel C
OUTD	11	6	6	0	Output, channel D
V <sub>CC1</sub>	1	1	1		Power supply, side 1
V <sub>CC2</sub>	16	16	16	_	Power supply, side 2



# 6 Specifications

# 6.1 Absolute Maximum Ratings

See (1)

		MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage <sup>(2)</sup>	-0.5	6	V
V	Voltage at INx, OUTx, ENx	-0.5	$V_{CCX} + 0.5^{(3)}$	V
Io	Output current	-15	15	mA
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(EQD)</sub>	Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 3A	±6000	V
	discharge	discharge Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage		2.25		5.5	V
V <sub>CC(UVLO+)</sub>	UVLO threshold when supply vol	tage is rising		2	2.25	V
V <sub>CC(UVLO-)</sub>	UVLO threshold when supply vol	JVLO threshold when supply voltage is falling				V
V <sub>HYS(UVLO)</sub>	Supply voltage UVLO hysteresis	V <sub>CCO</sub> <sup>(1)</sup> = 5 V		200		mV
		$V_{CCO}^{(1)} = 5 \text{ V}$	-4			
I <sub>OH</sub>	High-level output current	V <sub>CCO</sub> = 3.3 V	-2			mA
		V <sub>CCO</sub> = 2.5 V	-1			
		V <sub>CCO</sub> = 5 V			4	4
I <sub>OL</sub>	Low-level output current	V <sub>CCO</sub> = 3.3 V			2	mA
		V <sub>CCO</sub> = 2.5 V			1	
V <sub>IH</sub>	High-level input voltage		0.7 × V <sub>CCI</sub> <sup>(1)</sup>		V <sub>CCI</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.3 × V <sub>CCI</sub>	V
DR	Data rate		0		100	Mbps
T <sub>A</sub>	Ambient temperature		-40	25	125	°C

(1)  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

<sup>(3)</sup> Maximum voltage must not exceed 6 V.



## 6.4 Thermal Information

		IS0774	ISO774x-Q1			
	THERMAL METRIC <sup>(1)</sup>	DW (SOIC)	DBQ (QSOP)	UNIT		
		16 Pins	16 Pins			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.4	109	°C/W		
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	46	54.4	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	48	51.9	°C/W		
ΨJΤ	Junction-to-top characterization parameter	19.1	14.2	°C/W		
ΨЈВ	Junction-to-board characterization parameter	47.5	51.4	°C/W		
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	_	_	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Power Rating

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ISO77	740-Q1		•				
$P_D$	Maximum power dissipation				200	mW	
P <sub>D1</sub>	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50-MHz 50% duty cycle square wave			40	mW	
P <sub>D2</sub>	Maximum power dissipation by side-2	input a 50 Wil iz 50 % daty byoic square wave			160	mW	
ISO77	ISO7741-Q1						
$P_{D}$	Maximum power dissipation				200	mW	
P <sub>D1</sub>	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50-MHz 50% duty cycle square wave			50	mW	
P <sub>D2</sub>	Maximum power dissipation by side-2	input a 50 Wil iz 50 % daty byoic square wave			150	mW	
ISO77	742-Q1						
$P_{D}$	Maximum power dissipation				200	mW	
P <sub>D1</sub>	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50-MHz 50% duty cycle square wave			100	mW	
P <sub>D2</sub>	Maximum power dissipation by side-2	input a 55 Nii 12 55 /5 duty cyclo square wave			100	mW	



# 6.6 Insulation Specifications

	DADAMETED	TEST CONDITIONS	VAL	UNIT	
	PARAMETER	TEST CONDITIONS	DW-16	DBQ-16	UNII
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>8	>3.7	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>8	>3.7	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>600	>600	V
	Material group	According to IEC 60664-1	1	1	
		Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	1-111	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	n/a	
DIN V VD		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	n/a	
DIN V V	DE V 0884-11:2017-01 <sup>(2)</sup>	<u>'</u>	•		ļ.
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	566	$V_{PK}$
V <sub>IOWM</sub>	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	1000	400	V <sub>RMS</sub>
	o o	DC voltage	1414	566	$V_{DC}$
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$ ,	8000	4242	V <sub>PK</sub>
		t= 1 s (100% production)			
$V_{IOSM}$	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 60065, 1.2/50 $\mu$ s waveform, $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)	8000	4000	V <sub>PK</sub>
		Method a, After Input/Output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	≤5	
$q_{pd}$	Apparent charge (4)	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	≤5	рС
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{\text{ini}} = 1.2 \times V_{\text{IOTM}}, t_{\text{ini}} = 1 \text{ s}; \\ V_{\text{pd(m)}} = 1.875 \times V_{\text{IORM}}, t_{\text{m}} = 1 \text{ s}$	≤5	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}$	~1	~1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	>1012	
R <sub>IO</sub>	Isolation resistance <sup>(5)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	>10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	>10 <sup>9</sup>	
	Pollution degree	-	2	2	
	Climatic category		55/125/21	55/125/21	
UL 1577		1	1	1	
V <sub>ISO</sub>	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$ , $t = 60$ s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$ , $t = 1$ s (100% production)	5000	3000	V <sub>RMS</sub>

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-terminal device.



# 6.7 Safety-Related Certifications

All certifications complete except CQC approval of DBQ-16 Package Devices

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-11:2017-01	Certified under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950- 1:2006/A11:2009/A1:2010/A 12:2011/A2:2013
Maximum transient isolation voltage, 8000 V <sub>PK</sub> (DW-16) and 4242 V <sub>PK</sub> (DBQ-16); Maximum repetitive peak isolation voltage, 1414 V <sub>PK</sub> (DW-16, Reinforced) and 566 V <sub>PK</sub> (DBQ-16); Maximum surge isolation voltage, 8000 V <sub>PK</sub> (DW-16) and 4000 V <sub>PK</sub> (DBQ-16)	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V <sub>RMS</sub> (DW-16) and 370 V <sub>RMS</sub> (DBQ-16) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V <sub>RMS</sub> (DW-16) max working voltage	<b>DW-16:</b> Single protection, 5000 V <sub>RMS</sub> ; <b>DBQ-16:</b> Single protection, 3000 V <sub>RMS</sub>	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V <sub>RMS</sub> maximum working voltage; DBQ-16: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage	5000 V <sub>RMS</sub> (DW-16) and 3000 V <sub>RMS</sub> (DBQ-16) Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V <sub>RMS</sub> (DW-16) and 300 V <sub>RMS</sub> (DBQ-16) 5000 V <sub>RMS</sub> (DW-16) and3000 V <sub>RMS</sub> (DBQ-16) Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010/A 12:2011/A2:2013 up to working voltage of 800 V <sub>RMS</sub> (DW-16) and 370 V <sub>RMS</sub> (DW-16) and 370 V <sub>RMS</sub> (DW-16) and 370 V <sub>RMS</sub> (DBQ-16)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716	Client ID number: 77311

# 6.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-1	16 PACKAGE				•	
		$R_{\theta JA} = 83.4 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 1}$			273	
lo	Safety input, output, or supply	$R_{\theta JA} = 83.4 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 1}$			416	mA
IS	current	$R_{\theta JA} = 83.4$ °C/W, $V_I = 2.75$ V, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 1			545	
$P_S$	Safety input, output, or total power	$R_{\theta JA} = 83.4$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 3			1499	mW
$T_S$	Maximum safety temperature				150	°C
DBQ-	-16 PACKAGE		•			
		$R_{\theta JA} = 109 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 2}$			209	
Is	Safety input, output, or supply	$R_{\theta JA} = 109 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 2}$			319	mA
15	current	$R_{\theta JA} = 109$ °C/W, $V_I = 2.75$ V, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 2			417	IIIA
Ps	Safety input, output, or total power	$R_{\theta JA} = 109 \text{ °C/W}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 4}$			1147	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

<sup>(1)</sup> The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* is that of a device installed on a High-K test board for leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



# 6.9 Electrical Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -4 mA; see Figure 15	$V_{CCO}^{(1)} - 0.4$	4.8		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 4 mA; see Figure 15		0.2	0.4	V
$V_{IT+(IN)}$	Rising input voltage threshold			$0.6 \times V_{CCI}$	$0.7 \times V_{CCI}$	V
$V_{IT-(IN)}$	Falling input voltage threshold		$0.3 \times V_{CCI}$	$0.4 \times V_{CCI}$		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>	0.2 <b>x</b> V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx or ENx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V, $V_{CM} = 1200$ V; see Figure 18	85	100		kV/μs
C <sub>I</sub>	Input Capacitance (2)	$V_{I} = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}, $ $V_{CC} = 5 \text{ V}$		2		pF

 $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ . Measured from input pin to ground.



# 6.10 Supply Current Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITION	s	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7740-Q1							
	EN2 = 0 V; V <sub>I</sub> = V <sub>CC1</sub> (ISO7740-Q1)		I <sub>CC1</sub>		1.2	1.6	
Supply current - Disable	$V_I = 0 \text{ V (ISO7740-Q1 with F suffix)}$		I <sub>CC2</sub>		0.3	0.5	
Supply current - Disable	EN2 = 0 V; V <sub>I</sub> = 0 V (ISO7740-Q1);		I <sub>CC1</sub>		5.5	7.8	
	$V_I = V_{CC1}$ (ISO7740-Q1 with F suffix)		I <sub>CC2</sub>		0.3	0.5	
	$EN2 = V_{CC2}; V_I = V_{CC1} (ISO7740-Q1);$		I <sub>CC1</sub>		1.2	1.6	
Supply current - DC signal	$V_I = 0 \text{ V (ISO7740-Q1 with F suffix)}$		I <sub>CC2</sub>		2	3.2	
cupply current Do digital	EN2 = V <sub>CC2</sub> ; V <sub>I</sub> = 0 V (ISO7740-Q1)		I <sub>CC1</sub>		5.5	7.8	mA
	$V_I = V_{CC1}$ (ISO7740-Q1 with F suffix	$V_I = V_{CC1}$ (ISO7740-Q1 with F suffix)			2.2	3.6	1117 (
		1 Mbps	I <sub>CC1</sub>		3.3	4.7	
		250	I <sub>CC2</sub>		2.3	3.6	
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>		3.4	4.8	
	wave clock input; $C_L = 15 \text{ pF}$		I <sub>CC2</sub>		4.2	5.8	
		100 Mbps	I <sub>CC1</sub>		3.8	5.7	
			I <sub>CC2</sub>		22.7	28	
ISO7741-Q1							
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}^{(1)}$ (ISO7741-Q1); $V_I = 0$ V (ISO7741-Q1 with F suffix)		I <sub>CC1</sub>		1	1.5	
	$V_1 = 0$ V (ISO7741-Q1 With F sumx)		I <sub>CC2</sub>		0.8	1.1	
	EN1 = EN2 = 0 V; $V_1 = 0$ V (ISO774		I <sub>CC1</sub>		4.3	6.3	
	$V_I = V_{CCI}$ (ISO7741-Q1 with F suffix)		I <sub>CC2</sub>		1.8	2.7	
	EN1 = EN2 = $V_{CCI}$ ; $V_I = V_{CCI}$ (ISO7741-Q1); $V_I = 0$ V (ISO7741-Q1 with F suffix) EN1 = EN2 = $V_{CCI}$ ; $V_I = 0$ V (ISO7741-Q1); $V_I = V_{CCI}$ (ISO7741-Q1 with F suffix)		I <sub>CC1</sub>		1.5	2.3	mA
Supply current - DC signal			I <sub>CC2</sub>		2	3	
			I <sub>CC1</sub>		4.8	6.8	
	V <sub>I</sub> = V <sub>CCI</sub> (ISO7741-Q1 with F suffix)	I <sub>CC2</sub>		3.2	4.9		
		1 Mbps	I <sub>CC1</sub>		3.2	4.6	
			I <sub>CC2</sub>		2.8	4.1	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub>		3.7 4.2	5.2	
	mare sissiving all to pr		I <sub>CC2</sub>		8.6	5.7 11.3	
		100 Mbps	I <sub>CC1</sub>		18	22	
ISO7742-Q1			I <sub>CC2</sub>		10	22	
	EN1 = EN2 = 0 V; V <sub>I</sub> = V <sub>CCI</sub> (ISO774 V <sub>I</sub> = 0 V (ISO7742-Q1 with F suffix)	12-Q1);	I <sub>CC1</sub> , I <sub>CC2</sub>		0.9	1.3	
Supply current - Disable	EN1 = EN2 = 0 V; $V_I$ = 0 V (ISO774. $V_I$ = $V_{CCI}$ (ISO7742-Q1 with F suffix)		I <sub>CC1</sub> , I <sub>CC2</sub>		3	4.6	
Supply current - DC signal	$\begin{aligned} & EN1 = EN2 = V_{CCI};  V_I = V_{CCI}  (ISO77 \\ & V_I = 0   V  (ISO7742\text{-Q1}   with   F   suffix) \end{aligned}$	'42-Q1);	I <sub>CC1</sub> , I <sub>CC2</sub>		1.7	2.7	mA
Supply current - DC signal	EN1 = EN2 = $V_{CCI}$ ; $V_I = 0 \text{ V (ISO774}$ $V_I = V_{CCI}$ (ISO7742-Q1 with F suffix)	12-Q1);	I <sub>CC1</sub> , I <sub>CC2</sub>		4	5.9	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		3	4.4	
Supply current - AC signal	All channels switching with square wave clock input; C <sub>I</sub> = 15 pF	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		4	5.5	
	5.550	100 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		13.4	17	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ 



# 6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA; see Figure 15	V <sub>CCO</sub> <sup>(1)</sup> - 0.3	3.2		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA; see Figure 15		0.1	0.3	V
V <sub>IT+(IN)</sub>	Rising input voltage threshold			0.6 × V <sub>CCI</sub>	$0.7 \times V_{CCI}$	V
V <sub>IT-(IN)</sub>	Falling input voltage threshold		0.3 × V <sub>CCI</sub>	0.4 × V <sub>CCI</sub>		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>	0.2 × V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx or ENx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1200 V; see Figure 18	85	100		kV/μs

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .



# 6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITIONS	s	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7740-Q1						
	EN2 = 0 V; V <sub>I</sub> = V <sub>CC1</sub> (ISO7740-Q1);	;	I <sub>CC1</sub>	1.2	1.6	
Supply current - Disable	$V_I = 0 \text{ V (ISO7740-Q1 with F suffix)}$		I <sub>CC2</sub>	0.3	0.5	
Supply current - Disable	EN2 = 0 V; V <sub>I</sub> = 0 V (ISO7740-Q1);		I <sub>CC1</sub>	5.5	7.8	
	$V_I = V_{CC1}$ (ISO7740-Q1 with F suffix)		I <sub>CC2</sub>	0.3	0.5	
	EN2 = $V_{CC2}$ ; $V_I = V_{CC1}$ (ISO7740-Q1); $V_I = 0 \text{ V (ISO7740-Q1 with F suffix)}$		I <sub>CC1</sub>	1.2	1.6	
Supply current - DC signal			I <sub>CC2</sub>	1.9	3.2	
	$EN2 = V_{CC2}$ ; $V_1 = 0 \text{ V (ISO7740-Q1)}$		I <sub>CC1</sub>	5.5	7.8	mA
	$V_I = V_{CC1}$ (ISO7740-Q1 with F suffix	)	I <sub>CC2</sub>	2.2	3.6	
		1 Mbps	I <sub>CC1</sub>	3.3	4.7	
			I <sub>CC2</sub>	2.2	3.6	
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>	3.4	4.8	
	wave clock input; C <sub>L</sub> = 15 pF	· ·	I <sub>CC2</sub>	3.6	5	
		100 Mbps	I <sub>CC1</sub>	3.3	5.5	
		100 Mbps	I <sub>CC2</sub>	17	20	
ISO7741-Q1						
Supply current - Disable	EN1 = EN2 = 0 V; $V_1 = V_{CC1}^{(1)}$ (ISO7741-Q1);		I <sub>CC1</sub>	1	1.5	
	$V_I = 0 \text{ V (ISO7741-Q1 with F suffix)}$		I <sub>CC2</sub>	0.8	1.1	
	EN1 = EN2 = 0 V; V <sub>I</sub> = 0 V (ISO774		I <sub>CC1</sub>	4.3	6.3	
	$V_I = V_{CCI}$ (ISO7741-Q1 with F suffix)		I <sub>CC2</sub>	1.9	2.7	
	$\begin{split} & \text{EN1} = \text{EN2} = \text{V}_{\text{CCI}}; \ \text{V}_{\text{I}} = \text{V}_{\text{CCI}} \ (\text{ISO7741-Q1}); \\ & \text{V}_{\text{I}} = 0 \ \text{V} \ (\text{ISO7741-Q1} \ \text{with F suffix}) \\ & \text{EN1} = \text{EN2} = \text{V}_{\text{CCI}}; \ \text{V}_{\text{I}} = 0 \ \text{V} \ (\text{ISO7741-Q1}); \\ & \text{V}_{\text{I}} = \text{V}_{\text{CCI}} \ (\text{ISO7741-Q1} \ \text{with F suffix}) \end{split}$		I <sub>CC1</sub>	1.5	2.3	mA
Supply current - DC signal			I <sub>CC2</sub>	2	3	
cupply cultone 20 digital			I <sub>CC1</sub>	4.8	6.8	
			I <sub>CC2</sub>	3.2	4.9	
		1 Mbps	I <sub>CC1</sub>	3.2	4.6	ı
		· wape	I <sub>CC2</sub>	2.7	4.1	
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>	3.5	5	
	wave clock input; C <sub>L</sub> = 15 pF	TO MISPO	I <sub>CC2</sub>	3.7	5.2	
		100 Mbps	I <sub>CC1</sub>	6.8	9.3	
		100 Mapo	I <sub>CC2</sub>	13.7	16.4	
ISO7742-Q1						
Supply current - Disable	EN1 = EN2 = 0 V; $V_1 = V_{CC1}$ (ISO774 $V_1 = 0$ V (ISO7742-Q1 with F suffix)	12-Q1);	I <sub>CC1</sub> , I <sub>CC2</sub>	0.9	1.3	
Supply surrent Bloable	EN1 = EN2 = 0 V; $V_I$ = 0 V (ISO7742 $V_I$ = $V_{CCI}$ (ISO7742-Q1 with F suffix)		I <sub>CC1</sub> , I <sub>CC2</sub>	3	4.6	
Supply ourrent DC signal	EN1 = EN2 = $V_{CCI}$ ; $V_I = V_{CCI}$ (ISO77 $V_I = 0$ V (ISO7742-Q1 with F suffix)	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = V <sub>CCI</sub> (ISO7742-Q1);		1.7	2.7	mA
Supply current - DC signal	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = 0 V (ISO7742-Q1); V <sub>I</sub> = V <sub>CCI</sub> (ISO7742-Q1 with F suffix)		I <sub>CC1</sub> , I <sub>CC2</sub>	4	5.9	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>	2.9	4.3	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>	3.6	5.1	
	wave clock input; $C_L = 15 \text{ pr}$ $100 \text{ Mbps}$		I <sub>CC1</sub> , I <sub>CC2</sub>	10.3	13	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ 



# 6.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA; see Figure 15	V <sub>CCO</sub> <sup>(1)</sup> - 0.2	2.45		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA; see Figure 15		0.05	0.2	V
V <sub>IT+(IN)</sub>	Rising input voltage threshold			0.6 × V <sub>CCI</sub>	$0.7 \times V_{CCI}$	V
V <sub>IT-(IN)</sub>	Falling input voltage threshold		0.3 × V <sub>CCI</sub>	0.4 × V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>	0.2 × V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1200 V; see Figure 18	85	100		kV/μs

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .



# 6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITION	s	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7740-Q1			1			-	
	EN2 = 0 V; V <sub>I</sub> = V <sub>CC1</sub> (ISO7740-Q1)	);	I <sub>CC1</sub>		1.2	1.6	
Supply ourrant Diaghla	$V_I = 0 \text{ V (ISO7740-Q1 with F suffix)}$		I <sub>CC2</sub>		0.3	0.5	
Supply current - Disable	EN2 = 0 V; V <sub>I</sub> = 0 V (ISO7740-Q1);		I <sub>CC1</sub>		5.5	7.8	
	$V_I = V_{CC1}$ (ISO7740-Q1 with F suffix)		I <sub>CC2</sub>		0.3	0.5	
	EN2 = V <sub>CC2</sub> ; V <sub>I</sub> = V <sub>CC1</sub> (ISO7740-Q	1);	I <sub>CC1</sub>		1.2	1.6	
Supply current - DC signal	$V_I = 0 \text{ V (ISO7740-Q1 with F suffix)}$		I <sub>CC2</sub>		1.9	3.2	
cupply cultoff. Do digital	EN2 = V <sub>CC2</sub> ; V <sub>I</sub> = 0 V (ISO7740-Q1)		I <sub>CC1</sub>		5.4	7.8	mA
	$V_I = V_{CC1}$ (ISO7740-Q1 with F suffix	V <sub>I</sub> = V <sub>CC1</sub> (ISO7740-Q1 with F suffix)			2.2	3.6	
		1 Mbps	I <sub>CC1</sub>		3.3	4.7	
		·	I <sub>CC2</sub>		2.2	3.5	
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>		3.4	4.8	
,	wave clock input; $C_L = 15 pF$		I <sub>CC2</sub>		3.2	4.7	
		100 Mbps	I <sub>CC1</sub>		3.2	5.4	
1007744 04			I <sub>CC2</sub>		13	17	
ISO7741-Q1	(4)					4.5	
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}^{(1)}$ (ISO7741-Q1); $V_I = 0$ V (ISO7741-Q1 with F suffix)		I <sub>CC1</sub>		1	1.5	
			I <sub>CC2</sub>		0.8	1.1	
	EN1 = EN2 = 0 V; $V_I = 0 V$ (ISO774) $V_I = V_{CCI}$ (ISO7741-Q1 with F suffix		I <sub>CC1</sub>		4.3	6.3	
	$\begin{aligned} &EN1 = EN2 = V_{CCI};  V_I = V_{CCI}  (ISO7741\text{-Q1}); \\ &V_I = 0   V  (ISO7741\text{-Q1}   with  F  suffix) \end{aligned}$ $&EN1 = EN2 = V_{CCI};  V_I = 0   V  (ISO7741\text{-Q1}); \\ &V_I = V_{CCI}  (ISO7741\text{-Q1}   with  F  suffix) \end{aligned}$		I <sub>CC2</sub>		1.8	2.7	
			I <sub>CC1</sub>		1.4	2.3	mA
Supply current - DC signal			I <sub>CC2</sub>		4.7	6.8	
			I <sub>CC1</sub>		3.2	4.9	
	VI = VECI (ISSTITATION WILL SUITA)	1 Mbps	I <sub>CC2</sub>		3.1	4.6	
			I <sub>CC2</sub>		2.7	4	
	All channels switching with square		I <sub>CC1</sub>		3.4	4.9	
Supply current - AC signal	wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC2</sub>		3.5	4.9	
			I <sub>CC1</sub>		5.6	8.3	
		100 Mbps	I <sub>CC2</sub>		10.8	13.8	
IS07742-Q1			002				
Supply ourrent Disable	EN1 = EN2 = 0 V; V <sub>I</sub> = V <sub>CCI</sub> (ISO77 V <sub>I</sub> = 0 V (ISO7742-Q1 with F suffix)	42-Q1);	I <sub>CC1</sub> , I <sub>CC2</sub>		0.9	1.3	
Supply current - Disable	EN1 = EN2 = 0 V; $V_I$ = 0 V (ISO774 $V_I$ = $V_{CCI}$ (ISO7742-Q1 with F suffix		I <sub>CC1</sub> , I <sub>CC2</sub>		3	4.6	
Supply current - DC signal		742-Q1);	I <sub>CC1</sub> , I <sub>CC2</sub>		1.7	2.7	mA
Supply culterit - DC signal	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = 0 V (ISO7742-Q1); V <sub>I</sub> = V <sub>CCI</sub> (ISO7742-Q1 with F suffix)		I <sub>CC1</sub> , I <sub>CC2</sub>		4	5.9	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		2.9	4.3	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		3.4	4.9	
	100 Mbps		I <sub>CC1</sub> , I <sub>CC2</sub>		8.3	11.5	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ 



# 6.15 Switching Characteristics—5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Con Figure 45	6	10.7	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0	4.9	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction channels			4	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.4	ns
t <sub>r</sub>	Output signal rise time	Con Figure 45		2.4	3.9	ns
t <sub>f</sub>	Output signal fall time	See Figure 15		2.4	3.9	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			9	20	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			9	20	ns
	Enable propagation delay, high impedance-to-high output for ISO774x-Q1			7	20	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO774x-Q1 with F suffix	See Figure 16		3	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO774x-Q1			3	8.5	μS
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO774x-Q1 with F suffix			7	20	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 18		0.1	0.3	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.8		ns

<sup>(1)</sup> Also known as pulse skew.

# 6.16 Switching Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 45	6	11	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0.1	5	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction channels			4.1	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.5	ns
t <sub>r</sub>	Output signal rise time	See Figure 15		1.3	3	ns
t <sub>f</sub>	Output signal fall time	See Figure 15		1.3	3	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			17	30	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			17	30	ns
	Enable propagation delay, high impedance-to-high output for ISO774x-Q1			17	30	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO774x-Q1 with F suffix	See Figure 16		3.2	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO774x-Q1			3.2	8.5	μS
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO774x-Q1 with F suffix			17	30	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 18		0.1	0.3	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.9		ns

<sup>(1)</sup> Also known as pulse skew.

Copyright © 2016–2018, Texas Instruments Incorporated Submit Documentation Feedback

<sup>(2)</sup> t<sub>sk(0)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



# 6.17 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 45	7.5	12	18.5	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0.2	5.1	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction Channels			4.1	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.6	ns
t <sub>r</sub>	Output signal rise time	See Figure 45		1	3.5	ns
t <sub>f</sub>	Output signal fall time	See Figure 15		1	3.5	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			22	40	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			22	40	ns
	Enable propagation delay, high impedance-to-high output for ISO774x-Q1			18	40	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO774x-Q1 with F suffix	See Figure 16		3.3	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO774x-Q1			3.3	8.5	μs
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO774x-Q1 with F suffix			18	40	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 18		0.1	0.3	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.7		ns


<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup> t<sub>sk(0)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.




## 6.18 Insulation Characteristics Curves




# TEXAS INSTRUMENTS

# 6.19 Typical Characteristics






# **Typical Characteristics (continued)**






## 7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3ns,  $Z_O =$  50  $\Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 15. Switching Characteristics Test Circuit and Voltage Waveforms




Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  10 kHz, 50% duty cycle,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 16. Enable/Disable Propagation Delay Time Test Circuit and Waveform




# **Parameter Measurement Information (continued)**



- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 17. Default Output Delay Time Test Circuit and Voltage Waveforms



Copyright © 2016, Texas Instruments Incorporated

A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 18. Common-Mode Transient Immunity Test Circuit

Copyright © 2016–2018, Texas Instruments Incorporated




## 8 Detailed Description

#### 8.1 Overview

The ISO774x-Q1 family of devices have an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the ENx pin is low then the output goes to high impedance. The ISO774x-Q1 devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 19, shows a functional block diagram of a typical channel.

## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 19. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 20 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 20. On-Off Keying (OOK) Based Modulation Scheme



## 8.3 Feature Description

Table 1 provides an overview of the device features.

**Table 1. Device Features** 

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION <sup>(1)</sup>
ISO7740-Q1	4 Forward,	100 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
1307740-Q1	0 Reverse		High	DBQ-16	$3000~V_{RMS}$ / $4242~V_{PK}$
ISO7740-Q1 with F	4 Forward,	100 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
suffix	0 Reverse	100 Mbps	100 Mbps Low		3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
1007744 04	ISO7741-Q1 3 Forward, 100 Mbps High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>		
1507741-Q1	1 Reverse	100 Mbps	High	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7741-Q1 with F	3 Forward,	100 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
suffix	1 Reverse	100 Mbps	LOW	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
1007742 04	2 Forward,	100 Mbps	Lliah	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
ISO7742-Q1	2 Reverse	100 Mbps	High	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7742-Q1 with F	2 Forward,	100 Mbns	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
suffix	2 Reverse	100 Mbps	Low	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>

<sup>(1)</sup> See Safety-Related Certifications for detailed isolation ratings.

## 8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO774x-Q1 family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

Copyright © 2016–2018, Texas Instruments Incorporated



#### 8.4 Device Functional Modes


Table 2 lists the functional modes for the ISO774x-Q1 devices.

Table 2. Function Table (1)

V <sub>CCI</sub>	V <sub>cco</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS
		Н	H or open	Н	Normal Operation:
		L	H or open	L	A channel output assumes the logic state of its input.
PU	PU	Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO774x-Q1 and <i>Low</i> for ISO774x-Q1 with F suffix.
Х	PU	x	L	Z	A low value of output enable causes the outputs to be high-impedance.
PD	PU	х	H or open	Default	Default mode: When $V_{\rm CCI}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO774x-Q1 and <i>Low</i> for ISO774x-Q1 with F suffix. When $V_{\rm CCI}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{\rm CCI}$ transitions from powered-up to unpowered, channel output assumes the selected default state.
Х	PD	х	х	Undetermined	When V <sub>CCO</sub> is unpowered, a channel output is undetermined <sup>(3)</sup> . When V <sub>CCO</sub> transitions from unpowered to powered-up, a channel output assumes the logic state of the input.

 $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ ; PU = Powered up ( $V_{CC} \ge 2.25$  V); PD = Powered down ( $V_{CC} \le 1.7$  V); X = Irrelevant; H = High level; L = Low level; Z = High Impedance A strongly driven input signal can weakly power the floating  $V_{CC}$  through an internal protection diode and cause undetermined output. The outputs are in undetermined state when 1.7 V <  $V_{CCI}$ ,  $V_{CCO} < 2.25$  V.

#### 8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 21. Device I/O Schematics



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The ISO774x-Q1 devices are high-performance, quad-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi master driving applications and reduce power consumption. The ISO774x-Q1 devices use single-ended CMOS-logic switching technology. The voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

## 9.2 Typical Application

Figure 22 shows the typical isolated CAN interface implementation.




Figure 22. Typical Isolated CAN Application Circuit



# **Typical Application (continued)**

## 9.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 3.

**Table 3. Design Parameters** 

PARAMETER	VALUE
Supply voltage, $V_{CC1}$ and $V_{CC2}$	2.25 to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 μF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 μF

# 9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO774x-Q1 family of devices only require two external bypass capacitors to operate.





Figure 23. Typical ISO7741-Q1 Circuit Hook-up



## 9.2.3 Application Curve

The following typical eye diagrams of the ISO774x-Q1 family of devices indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.



# 10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at the input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501-Q1. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501-Q1 Transformer Driver for Isolated Power Supplies data sheet.



# 11 Layout

# 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 27). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the Digital Isolator Design Guide.

#### 11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit boards. This PCB is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.

#### 11.2 Layout Example




Figure 27. Layout Example Schematic



# 12 Device and Documentation Support

# 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary
- Texas Instruments, SN6501-Q1 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, SN65HVD231Q-Q1 3.3-V CAN Transceivers data sheet
- Texas Instruments, TMS320F28035 Piccolo™ Microcontrollers data sheet
- Texas Instruments, TPS76333-Q1 Low-Power 150-mA Low-Dropout Linear Regulators data sheet

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Tab	le 4.	Rela	ated	Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7740-Q1	Click here	Click here	Click here	Click here	Click here
ISO7741-Q1	Click here	Click here	Click here	Click here	Click here
ISO7742-Q1	Click here	Click here	Click here	Click here	Click here

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

Piccolo, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

# 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





28-Jun-2018

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7740FQDBQQ1	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7740FQ	Samples
ISO7740FQDBQRQ1	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7740FQ	Samples
ISO7740FQDWQ1	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7740FQ	Samples
ISO7740FQDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7740FQ	Samples
ISO7740QDBQQ1	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7740Q	Samples
ISO7740QDBQRQ1	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7740Q	Samples
ISO7740QDWQ1	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7740Q	Samples
ISO7740QDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7740Q	Samples
ISO7741FQDBQQ1	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7741FQ	Samples
ISO7741FQDBQRQ1	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7741FQ	Samples
ISO7741FQDWQ1	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7741FQ	Samples
ISO7741FQDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7741FQ	Samples
ISO7741QDBQQ1	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7741Q	Samples
ISO7741QDBQRQ1	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7741Q	Samples
ISO7741QDWQ1	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7741Q	Samples
ISO7741QDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7741Q	Samples
ISO7742FQDBQQ1	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7742FQ	Samples



# PACKAGE OPTION ADDENDUM

28-Jun-2018

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ISO7742FQDBQRQ1	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7742FQ	Samples
ISO7742FQDWQ1	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7742FQ	Samples
ISO7742FQDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7742FQ	Samples
ISO7742QDBQQ1	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7742Q	Samples
ISO7742QDBQRQ1	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7742Q	Samples
ISO7742QDWQ1	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7742Q	Samples
ISO7742QDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7742Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

28-Jun-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ISO7740-Q1, ISO7741-Q1, ISO7742-Q1:

Catalog: ISO7740, ISO7741, ISO7742

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Feb-2019

# TAPE AND REEL INFORMATION





4.0	Discoursing decisioned to accompany data the company width
A0	
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7740FQDBQRQ1	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7740FQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7740QDBQRQ1	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7740QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FQDBQRQ1	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7741FQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741QDBQRQ1	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7741QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742FQDBQRQ1	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7742FQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742QDBQRQ1	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7742QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Feb-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7740FQDBQRQ1	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7740FQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7740QDBQRQ1	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7740QDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7741FQDBQRQ1	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7741FQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7741QDBQRQ1	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7741QDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7742FQDBQRQ1	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7742FQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7742QDBQRQ1	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7742QDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



## NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



## NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated