
Extending the Capabilities of the Transverse Multibunch Feedback Processor at Diamond

Michael Abbott, Diamond Light Source Libera Workshop 2014 10th April 2014


TMBF in Context



TMBF Processing Framework

- Button pickups for ABCD RF signals
- RF hybrids convert to X & Y
- Libera TMBF front end for signal conditioning
- 4 x 125 Ms/s 14-bit ADC in Libera TMBF
- FPGA performs processing and control
- 1 x 500 Ms/s 14-bit DAC in Libera TMBF
- Power Amplifier drives striplines to couple back to stored beam


Libera TMBF




TMBF Applications

- Instability damping: simple tuned FIR to reverse phase for negative feedback. Works well in part due to very sharp resonance of beam at machine tune frequency.
- Tune measurement by tune excitation and detection
- Machine physics investigations: probing instabilities

Top Level EPICS Control





New TMBF Capabilities

- Bunch-by-bunch control of filter, output, gain.
- Three output sources: FIR, two NCOs
- Programmable sequencer
- Tune following PLL
- Output pre-emphasis filter, input compensation to come
- 2ns resolution triggers and synchronisation
- Compensation for all offsets and delays

Architecture and Implementation


- Split between EPICS IOC (written in C) and FPGA (written in System Verilog)
- Offset and delay compensation in software where possible: 19 delay parameters automatically measured and compensated
- Libera platform provides SBC, DDR RAM, ADC, DAC. Everything else in DLS code

19 Compensated Delays


```
# Detector single bunch offsets and phase
# DDR readout delays
DDR ADC DELAY = 230
                                  # skews
DDR FIR DELAY = 1
                                  DET ADC OFFSET = 1
                                  DET FIR OFFSET = 232
DDR RAW DAC DELAY = 5
DDR DAC DELAY = 10
                                  # These two values represent actual phase
# Buffer trigger delays
                                  # delays in bunches relative to an
BUF ADC DELAY = 229
                                  # aligned single turn.
BUF FIR DELAY = 0
                                  DET ADC DELAY = 0
BUF DAC DELAY = 9
                                  DET FIR DELAY = 12
# MinMax buffer delays
                                  # Tune following delays
MINMAX ADC DELAY = 228
                                  FTUN ADC OFFSET = 3
MINMAX DAC DELAY = 8
                                  FTUN FIR OFFSET = 0
                                  FTUN ADC DELAY = 928
# Bunch selection offsets
                                  FTUN FIR DELAY = 940
BUNCH FIR OFFSET = 228
BUNCH GAIN OFFSET = 0
```

All measured automatically when testing a new FPGA version


FPGA System Overview



Data Capture



Output Control




A Fragment of FPGA Code

```
// DAC selection input multiplexer. The intermediate selection is 16 bits wide
// so we can detect overflow when adding up to three 14 bit values.
logic [7:0] [15:0] dac out mux = 0;
always ff @(posedge adc clk i) begin
    dac out mux[0] \le 0;
    dac out mux[1] <= signed'(fir dat i);</pre>
    dac_out_mux[2] <= signed'(hom_0_dat_i);</pre>
    dac out mux[3] <= signed'(hom 0 dat i) + signed'(fir dat i);</pre>
    dac out mux[4] <= signed'(hom 1 dat i);</pre>
    dac out_mux[5] <= signed'(hom_1_dat_i) + signed'(fir_dat_i);</pre>
    dac out mux[6] <= signed'(hom 1 dat i) + signed'(hom 0 dat i);</pre>
    dac out mux[7] \le
        signed'(hom 1 dat i) + signed'(hom 0 dat i) + signed'(fir dat i);
end
wire [15:0] dac_out_sel = dac_out mux[out mux sel i];
// Latch final result and detect overflow
logic [13:0] dac mux out = 0;
logic mux overflow = 0;
always_ff @(posedge adc_clk_i) begin
    dac mux out <= dac out sel;</pre>
    mux overflow <= ~&dac out sel[15:13] & |dac out sel[15:13];
end
```

Bunch by Bunch Control

- Different feedback on different bunches, helpful for unusual fill patterns
- Precise control over tune sweeps (can measure up to four channels at once)
- Low risk user time experiments on a single bunch (nobody cares too much if we break one bunch!)


Bunch Control



every 2ns


Tune Measurement

- Excite system under test with fixed frequency sin wave
- Measure response by mixing with original excitation: use both phases to get IQ response
- Sweep excitation frequency to get response over a frequency range




Detector Features


- Blanking signal. External signal during injection to suspend detector during injection to avoid spurious noise.
- Window. Windowing sine wave that doesn't fit into detector window controls leakage from adjacent frequencies:



Tune Measurement Screen



Sequencer and Detector




Programmable Sequencer

For tune sweeps and timed feedback control experiments. For up to 7 sequenced states can select:

- Bunch configuration from one of four selections
- Frequency sweep for NCO
- Optional IQ data capture for sweep response
- Duration of state

Sequencer Programme



Sequencer Applications

- Tune sweep: one extra state with sweep
- Complex machine investigations. For example, grow/damp exploration of unstable modes, can perform the following experiment:
 - Running in feedback with standard feedback
 - Turn feedback off, excite one mode for 100 turns
 - Wait for natural growth of mode, eg 1000 turns
 - Run an alternate feedback filter for 1000 turns
 - Restore standard feedback, capture 1000 turns

Implementing Grow/Damp


State #	FIR	Output	Duration	Dwell time	Bank #
0	Standard	FIR	-	-	0
4	-	Sweep NCO	100	1	1
3	-	Off	1000	1	2
2	Alternate	FIR	1000	1	3
1	Standard	FIR	1000	1	0
0	Standard	FIR	-	-	0

Here we use four out of seven available sequencer states, two of four available feedback filters, and all four available bunch control banks.


The result of this experiment is 3100 IQ sample points.


Can also simultaneously capture turn by turn data into the fast DDR buffer if desired, have room for up to 35,000 turns in the buffer, but readout is relatively slow, around 1,200 turns per second.

Graph of a Grow/Damp Experiment




Low Level Control Screens





Tune Measurement



0.365

Frequency (tune)

0.37

0.375

-50

-100

-150

0.35

0.355


0.36

peak of resonance

Tune Phase Locked Loop


- Take advantage of rapid phase change through tune frequency peak
- Measure phase at, eg, 2.6 kHz (every 200 turns)
- Run simple controller to track frequency to keep phase at target value
- Result is high update rate tune measurement
- Can quickly measure tune width by stepping phase through ±45°

Tune Phase Locked Loop




Tune PLL Screen

BBA orbit changes cause changes in tune



First PLL Tune Measurements





Output Pre-Emphasis

- Loss of gain at high frequencies from DAC, Amplifier, ADC
- Can partially compensate with 3-tap FIR in DAC output
- Will also add 3-tap FIR to ADC input to compensate ADC high frequency droop

Closed Loop Gain Compensation

Filter coefficients: +1.323 -0.485 +0.162







2ns Trigger Synchronisation

- FPGA runs with 8ns cycle: 4 machine bunches per tick
- Need to identify which bunch is synchronous with incoming trigger
- Need to identify trigger edge with 2ns precision

Discovering Trigger Edge





Here we see ABCD go from 0000 to 0011 and can infer precise phase of trigger edge

FPGA from a software perspective

- You need a helpful FPGA expert! Isa's help and advice was invaluable
- Completely different mind set: everything happens at once, not in sequence
- Open tools are practically nonexistent, entire philosophy is very bound to vendors
- System Verilog a horribly flawed language
- Timing constraints always a perpetual problem
- Solve problems with more pipelining!

Conclusions

- Developing driver software and FPGA together: very satisfying and flexible
- Many many thanks to:
 - Isa Uzun for first version of FPGA and lots of advice
 - Guenther Rehm for detailed steering, guidance, many ideas, and in-depth evaluation
 - Graham Naylor for initial FPGA design
 - I-Tech for the Libera TMBF platform