






RT: add, sub, slt, and, or,
 000000, 000001, 000010, 000011, 000100
 OPC = 0000000

Mem Reg: lw, sw
 OPC = 000001, 000010

RT: addi, slti
 OPC = 000011, 000100



J, Jal:




OPC = 000101, 000110

Jr:

OPC = 000111

beq

OPC = 001000



Substr. wir. I
 1619954
 gib. 61
 16199514
 16199514
 16199514
 16199514

	Reg. Dst	R31	Reg. Write	ALU Src	ALU OP	Mem Read	Mem Write	Mem to Reg	Write PCT+9	Branch	adr R31	Jump
RT	1	0	1	0	00	0	0	0	0	0	0	0
addi	0	0	1	1	01	0	0	0	0	0	0	0
sw	X	X	0	1	01	0	1	X	X	0	0	0
lw	0	0	1	1	01	1	0	1	0	0	0	0
J	X	X	0	X	X	0	0	X	X	X	X	1
Jal	X	1	1	X	X	0	0	X	1	X	X	1
Jr	X	X	0	X	X	0	0	X	X	X	1	0
beq	X	X	0	0	10	0	0	X	X	1	0	0
slti	0	0	1	1	11	0	0	1	0	0	0	0

ALU Op	ALU
00	RT
01	add
10	Sub
11	slt

if (EX/MEM.Regwrite == 1) and
(EX/MEM.Rd == ZD/EX.Rs) and
(EX/MEM.Rd != 0)

Forward A = 10;

۲, ۱, ۰, ۰, ۰

if (M/WB.Regwrite == 1) and
(M/WB.Rd == ZD/EX.Rs) and
(M/WB.Rd != 0) and !0

Forward A = 10;

۲, ۱, ۰, ۰, ۰

```

1 module Hazzard(input [4:0] RtIDEX, Rs, Rt, input mem_read_IDEX, init, IFID_flush_Temp, output reg PCwrite, IFIDwrite, Controller_Flush, IFID_flush);
2     always@(mem_read_IDEX, RtIDEX, IFID_flush_Temp, init) begin
3         PCwrite = 1'b1;
4         IFIDwrite = 1'b1;
5         Controller_Flush = 1'b0;
6         IFID_flush = 1'b0;
7         if (init == 1'b1)
8             begin PCwrite <= 1'b1; IFIDwrite <= 1'b1; Controller_Flush <= 1'b0; IFID_flush <= 1'b0; end
9         else if (mem_read_IDEX == 1'b1 && (RtIDEX == Rs || RtIDEX == Rt))
10             begin PCwrite <= 1'b0; IFIDwrite <= 1'b0; Controller_Flush <= 1'b1;
11                 if (IFID_flush_Temp == 1'b1)
12                     IFID_flush <= 1'b1;
13                 else
14                     IFID_flush <= 1'b0;
15             end
16         else
17             begin PCwrite <= 1'b1; IFIDwrite <= 1'b1; Controller_Flush <= 1'b0;
18                 if (IFID_flush_Temp == 1'b1)
19                     IFID_flush <= 1'b1;
20                 else
21                     IFID_flush <= 1'b0;
22             end
23         end
24     endmodule
25

```

R₁ max num[0]

R₂ index = 0

for (i = 0; i < 10; i++)

R₂₉

if (max < num[i])

max = num[i]

index = i

Loop: Slti, R₁₀, R₂₉, 20

beg R₁₀, R₀, End_Loop

lw R₄, 1000(R₂₉)

Slt, R₁₁, R₁, R₄

beg R₁₁, R₀, Newi

sw R₄, 2000(R₀)

sw R₂₉, 2004(R₀)

Newi: addi R₂₉, R₂₉, 1

J Loop

End_Loop;

{ addi R₁, R₄, 6



[illegible]