


Arash Shahin
810 199 49 2

Digital Logic Design

1900181

A2


ECE367



(b) NOTIF(14, 18, 16)
NOT(7, 9)



$T_{01} = N_1 + N_2 + N_3 = 39 \text{ ns}$
 $T_{00} = N_1 + N_2 + N_3 = 43 \text{ ns}$
 $a=1, b=0, c=0, d=0, s=0, EN=1 \Rightarrow EN=0$
 $a=1, b=0, c=0, d=1, s=1, EN=1 \Rightarrow EN=0$

(2a) since we are not using primitives, but our own gates, then the delay that results from changing our inputs isn't always our worst case delay, which means we'll have shorter and more realistic delays.



(b) Multi 2 (39, 43, 16)
NOT(7, 9)


$T_{01}: N_1 + M_1 = 46 \text{ ns}$
 $a=1, b=0, c=0, d=0, s=0, EN=1 \Rightarrow EN=0$
 $T_{00}: N_1 + M_1 = 50 \text{ ns}$
 $a=1, b=0, c=0, d=1, s=1, EN=1 \Rightarrow EN=0$



(b) because they are all parallel to each other and so all of their delays happen simultaneously and are independent of each other.

(d) Since our assign does not have a delay, then it immediately changes its output. Therefore, one takes time to change.

(4) Worst of XOR
 $T_{01}: T_1 + T_2 + T_3 = 23 \text{ ns}$
 $T_{00}: T_1 + T_2 + T_3 = 25 \text{ ns}$
XOR(23, 25)




(b) $T_{01}: N_1 + N_2 = 23 (23, 17)$
 $T_{00}: N_1 + N_2 = 17$
 w_i : Same as $x_{R_i} = (23, 25)$

(c) Worst delay: 00000001
 $23 \times 7 + 23 = 23 \times 8 = 184 \text{ ns}$
From f_{i+1} gates from the last XOR

$f_i = 0$
 $f_i = 1$
 $w_i = A_i \oplus f_i$
 $w_i = A_i \oplus f_i$

We'll start from the lowest value bit, and once we reach a bit that's 1, we'll change the flag from 0 to 1 until the end.
If the flag is 0, then the bits should stay the same. Once it's 1, we should complement the bits.

(d) since we are using the worst case delay in our assign, that means that in most cases, the actual delay is shorter.



(b) Worst case delay: 10000001 The last one will become 10000001 since $a_2 = 1$.
a negative number will give us the most delay. And in the previous problem, the worst delay was for 00000001 so the one written that the worst delay. Its delay is: 218 according to model sim.


(c) Yosys: 1 BUF, 12 NAND, 25 NOR, 12 NOT: 50 Gates
Mine: 8 XOR, 16 NOT, 8 NAND, 8 Multiplexer (which has 3 NOTIFs and 1 NOT)
= breaking down our multiplexer:
8 XOR, 24 NOT, 8 NAND, 24 NOTIF: 64 Gates

```
1  `timescale 1ns/1ns
2  module mymulti2 (input a,b,s,EN, output w);
3      wire i,j;
4      mynot N1(s,i);
5      mynotif NT1(a,i,j);
6      mynotif NT2(j,EN,w);
7      mynotif NT3(b,s,j);
8
9  endmodule
```

1C

```
`timescale 1ns/1ns
module testbench ();
    logic aa=1,bb=0,ss=0,en=1;
    wire ww;
    mymulti2 MMT(.a(aa),.b(bb),.s(ss),.EN(en),.w(ww));
    initial begin
        #50 ss=1;
        #50 en=0;
        #50 $stop;
    end
endmodule
```

1C




```
1 | `timescale 1ns/1ns
2 | module mymulti4 (input a,b,c,d,s,EN, output w);
3 |     wire i;
4 |     mynot N1(EN,i);
5 |     mymulti2 M1(a,b,s,i,w);
6 |     mymulti2 M2(c,d,s,EN,w);
7 |
8 | endmodule
```

20

```
1  `timescale 1ns/1ns
2  module testbench ();
3      logic aa=1,bb=0,cc=0,dd=1,ss=0,en=0;
4      wire ww;
5      mymulti4 MMT(.a(aa),.b(bb),.c(cc),.d(dd),.s(ss),.EN(en),.w(ww));
6      initial begin
7          #50 ss=1;
8          #50 en=1;
9          #50 en=0;
10         #50 $stop;
11     end
12 endmodule
```


zc




```
1 | `timescale 1ns/1ns
2 | [-] module mymulti8 (input [7:0] a,b, input s,EN, output [7:0] w);
3 |   genvar i;
4 |   [-] generate
5 |     [-] for (i=0; i<8; i=i+1) begin
6 |       mymulti2 M(a[i], b[i], s, EN, w[i]);
7 |     end
8 |   endgenerate
9 | endmodule
```

Handwritten squiggly line and a checkmark-like symbol are present next to the code.


```
1  `timescale 1ns/1ns
2  module testbench ();
3      logic [7:0] aa = 8'b10100110, bb = 8'b10101001;
4      logic ss=1, en=1;
5      wire [7:0] ww;
6      mymulti8 MMT(.a(aa),.b(bb),.s(ss),.EN(en),.w(ww));
7      initial begin
8          #50 ss=0;
9          #50 en=0;
10         #50 $stop;
11     end
12 endmodule
```






`timescale 1ns/1ns

```
module multi8assign (input [7:0] a,b,input s,EN, output [7:0] w);  
    assign w = EN ? (~s ? a : b) : 8'bz ;  
endmodule
```

```
1  `timescale 1ns/1ns
2  module testbench ();
3      logic [7:0] aa = 8'b10100110, bb = 8'b10101001;
4      logic ss=1, en=1;
5      wire [7:0] ww1,ww2;
6      mymulti8 MMT(.a(aa),.b(bb),.s(ss),.EN(en),.w(ww1));
7      multi8assign MAT(.a(aa),.b(bb),.s(ss),.EN(en),.w(ww2));
8      initial begin
9          #50 ss=0;
10         #50 en=0;
11         #50 $stop;
12     end
13 endmodule
```

3d

[illegible]


```
1  `timescale 1ns/1ns
2  module my2comslice (input a,f1, output w,f2);
3      wire k,j;
4      not #(7,9) N1(k,a);
5      not #(7,9) N2(j,f1);
6      nand #(14,10) NA1(f2,k,j);
7      xor #(23,25) XR(w,a,f1);
8
9  endmodule
```

9C

```
1 | `timescale 1ns/1ns
2 | module my2com (input [7:0] a, output [7:0] w);
3 |     wire f[0:8];
4 |     assign f[0]=0;
5 |     genvar i;
6 |     generate
7 |         for (i=0; i<8; i=i+1) begin
8 |             my2comslice C(a[i], f[i], w[i], f[i+1]);
9 |         end
10 |     endgenerate
11 | endmodule
```

↑ C

```
1  `timescale 1ns/1ns
2  module testbench ();
3      logic [7:0] aa = 8'b000000001;
4      wire [7:0] ww;
5      my2com MMT(.a(aa),.w(ww));
6      initial begin
7          #300 $stop;
8      end
9  endmodule
```






1 `timescale 1ns/1ns 4d
2 module twocomassign (input [7:0] a, output [7:0] w);
3 assign #184 w = ~a + 1'b1;
4 endmodule

```
1  `timescale 1ns/1ns
2  module testbench ();
3      logic [7:0] aa = 8'b00000001;
4      wire [7:0] ww1, ww2;
5      my2com MMT(.a(aa), .w(ww1));
6      twocomassign TCA(.a(aa), .w(ww2));
7      initial begin
8          #300 aa = 8'b11111110;
9          #300 $stop;
10     end
11 endmodule
```

9 d



```
`timescale 1ns/1ns
```

```
module myabsolutevalue (input [7:0] a, input EN, output [7:0] w);
```

```
    wire [7:0] i;
```

```
    my2com TwoCom(a,i);
```

```
    mymulti8 Multi8(a,i,a[7],EN,w);
```

```
endmodule
```

5 a

```
1 | `timescale 1ns/1ns
2 | module myabsolutassign (input [7:0] a, input EN, output [7:0] w);
3 |     assign #218 w = EN ? (~a[7] ? a : (~a + 1'b1)) : 8'bz ;
4 | endmodule
```

5C

```
1  `timescale 1ns/1ns
2  module testbench ();
3      logic [7:0] aa = 8'b10000001;
4      logic en = 1;
5      wire [7:0] ww1,ww2;
6      myabsolutevalue MAV(.a(aa),.EN(en),.w(ww1));
7      myabsolutassign MAA(.a(aa),.EN(en),.w(ww2));
8      initial begin
9          #300 aa = 8'b10111110;
10         #300 aa = 8'b11000001;
11         #300 $stop;
12     end
13 endmodule
```

5 F




```
yosys> read_verilog AbsoluteValueAssign.v
1. Executing Verilog-2005 frontend.
Parsing Verilog input from `AbsoluteValueAssign.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (AbsoluteValueAssign.v:3)
Generating RTLIL representation for module `myabsoluteassign'.
Successfully finished Verilog frontend.
```

```
=== myabsoluteassign ===
```

Number of wires:	21
Number of wire bits:	35
Number of public wires:	3
Number of public wire bits:	17
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	26
\$_MUX_	6
\$_NAND_	4
\$_NOR_	4
\$_NOT_	2
\$_OR_	4
\$_XNOR_	3
\$_XOR_	3

2.24. Executing CHECK pass (checking for obvious problems).
checking module myabsoluteassign..
found and reported 0 problems.

```
3. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
   cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
   create mapping for $_DFF_N_ from mapping for $_DFF_P_.
   final dff cell mappings:
       DFF $_DFF_N_ (.C(~C), .D( D), .Q( Q));
       DFF $_DFF_P_ (.C( C), .D( D), .Q( Q));
       unmapped dff cell: $_DFF_NN0_
       unmapped dff cell: $_DFF_NN1_
       unmapped dff cell: $_DFF_NP0_
       unmapped dff cell: $_DFF_NP1_
       unmapped dff cell: $_DFF_PN0_
       unmapped dff cell: $_DFF_PN1_
       unmapped dff cell: $_DFF_PP0_
       unmapped dff cell: $_DFF_PP1_
       unmapped dff cell: $_DFFSR_NNN_
       unmapped dff cell: $_DFFSR_NNP_
       unmapped dff cell: $_DFFSR_NPN_
       unmapped dff cell: $_DFFSR_NPP_
       unmapped dff cell: $_DFFSR_PNN_
       unmapped dff cell: $_DFFSR_PNP_
       unmapped dff cell: $_DFFSR_PPN_
       unmapped dff cell: $_DFFSR_PPP_
Mapping DFF cells in module `myabsoluteassign':
```

```
yosys> abc -liberty mycells.lib
```

4. Executing ABC pass (technology mapping using ABC).

4.1. Extracting gate netlist of module ``myabsoluteassign'` to ``<abc-temp-dir>/input.blif'`..
Extracted 26 gates and 34 wires to a netlist network with 8 inputs and 8 outputs.

4.1.1. Executing ABC.

Running ABC command: `<yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1`

ABC: ABC command line: "source <abc-temp-dir>/abc.script".

ABC:

ABC: + read_blif <abc-temp-dir>/input.blif

ABC: + read_lib -w H:\Daneshgah\yosys\src\mycells.lib

ABC: Parsing finished successfully. Parsing time = 0.00 sec

ABC: Warning: Templates are not defined.

ABC: Libery parser cannot read "time_unit". Assuming time_unit : "1ns".

ABC: Libery parser cannot read "capacitive_load_unit". Assuming capacitive_load_unit(1, pf).

ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".

ABC: Library "demo" from "H:\Daneshgah\yosys\src\mycells.lib" has 4 cells (1 skipped: 1 seq; 0 tri-state; 0 no func). Time = 0.00 sec

ABC: Memory = 0.00 MB. Time = 0.00 sec

ABC: + strash

ABC: + dc2

ABC: + scorr

ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").

ABC: + ifraig

ABC: + retime -o

ABC: + strash

ABC: + dch -f

ABC: + map

ABC: + write_blif <abc-temp-dir>/output.blif

4.1.2. Re-integrating ABC results.

ABC RESULTS: BUF cells: 1

ABC RESULTS: NAND cells: 12

ABC RESULTS: NOR cells: 25

ABC RESULTS: NOT cells: 12

ABC RESULTS: internal signals: 18

ABC RESULTS: input signals: 8

ABC RESULTS: output signals: 8

Removing temp directory.

```
yosys> write_verilog -noattr SynthesizedAbsoluteValue.v
```

5. Executing Verilog backend.

Dumping module `myabsoluteassign'.

```
yosys>
```