


```
timescale lns/lns
module mynot (input a, output w);
        supplyl Vdd;
        supply0 Gnd;
        pmos # (4,7,9) T1(w, Vdd,a);
        nmos # (3,5,7) T2(w,Gnd,a);
endmodule
```

```
timescale lns/lns
module mynand (input a,b, output w);
        wire i:
        supplyl Vdd;
        supply0 Gnd;
        pmos # (4,7,9) T1(w, Vdd,a);
        pmos # (4,7,9) T2(w, Vdd,b);
        nmos # (3,5,7) T3(w,i,b);
        nmos # (3, 5, 7) T4(i, Gnd, a);
```


```
timescale lns/lns
module mynotif (input a, EN, output w);
         wire i, j, k;
         supplyl Vdd;
         supply0 Gnd;
         pmos # (4,7,9) Tl(i, Vdd,a);
         pmos \#(4,7,9) T2(w,i,k);
         nmos # (3,5,7) T3(w,j,EN);
         nmos \neq (3, 5, 7) T4(j, Gnd, a);
         pmos # (4,7,9) T5(k, Vdd, EN);
         nmos \#(3,5,7) T6(k, Gnd, EN);
```

```
timescale lns/lns
module mynandif (input a,b,EN, output w);
        wire i, j, k, x;
        supplyl Vdd;
        supply0 Gnd;
        pmos # (4,7,9) Tl(i,Vdd,b);
        pmos # (4,7,9) T2(i,Vdd,a);
        pmos \#(4,7,9) T3(w,i,x);
        nmos \#(3,5,7) T4(w,j,EN);
        nmos # (3,5,7) T5(j,k,a);
        nmos # (3,5,7) T6(k, Gnd, b);
        pmos # (4,7,9) T7(x, Vdd, EN);
        nmos # (3,5,7) T8(x,Gnd,EN);
endmodule
```

```
timescale lns/lns
module gates (input a,b,c,d, output w);
        wire i, j, k, x, y;
        mynot N1(c,x);
        mynot N2(d, y);
        mynand Al(x, y, k);
        mynand A2(a,b,i);
        mynand A3(d,i,i);
        mynand A4(k, j, w);
```



```
timescale lns/lns
module gatesif (input a,b,c,d, output w);
    wire i;
    supply! Vdd;
    mynotif N1(d,Vdd,i);
    mynotif N2(c,i,w);
    mynandif A1(a,b,d,w);
```



```
timescale lns/lns
module mycmoss (input a,b,c,d, output w);
        wire i, j, k, x, y, z;
        supplyl Vdd;
        supply0 Gnd;
        pmos # (4,7,9) Tl(i,Vdd,k);
       pmos # (4,7,9) T2(j,Vdd,d);
       pmos \#(4,7,9) T3(w,j,c);
        pmos \#(4,7,9) T4(w,i,b);
        pmos # (4,7,9) T5(w,i,a);
       pmos # (4,7,9) T6(k, Vdd,d);
        nmos # (3,5,7) T7(k,Gnd,d);
        nmos # (3,5,7) T8(w,x,a);
        nmos \#(3,5,7) T9(x,y,b);
        nmos # (3,5,7) T10(w,y,z);
        nmos # (3,5,7) Tll(y,Gnd,c);
        nmos # (3,5,7) T12(y,Gnd,d);
        pmos # (4,7,9) T13(z,Vdd,d);
        nmos # (3,5,7) Tl4(z,Gnd,d);
```

```
timescale lns/lns
module alltb ();
        logic aa=0,bb=1,cc=1,dd=1;
        wire wwl, ww2, ww3;
        gates AGT(.a(aa),.b(bb),.c(cc),.d(dd),.w(wwl));
        gatesif AGIT (.a(aa),.b(bb),.c(cc),.d(dd),.w(ww2));
        mycmoss MCT(.a(aa),.b(bb),.c(cc),.d(dd),.w(ww3));
        initial begin
        #40 aa=1:
        #40 dd=0:
        #40 aa=0;bb=0;dd=1;
        #40 aa=1;bb=1;cc=0;dd=0;
        #40 dd=1;
        #40 Satop;
        end
endmodule
```

