





Part 1, 2, 5e: There are no differences  
Part 3, 4e: The system verilog has shorter delays than our hand calculations or just using primitive version of our gates. This is because when we do hand calculations or primitive gates, we always use the worst case delays for each gate. While in reality if we also include their switch levels as well, that is with the case and so we will have shorter delays.



```
`timescale 1ns/1ns
```

```
module mynot (input a, output w);  
    supply1 Vdd;  
    supply0 Gnd;  
    pmos #(4,7,9) T1(w,Vdd,a);  
    nmos #(3,5,7) T2(w,Gnd,a);  
  
endmodule
```

1.1

```
`timescale 1ns/1ns
```

```
module mynand (input a,b, output w);
```

```
    wire i;
```

```
    supply1 Vdd;
```

```
    supply0 Gnd;
```

```
    pmos # (4,7,9) T1 (w,Vdd,a);
```

```
    pmos # (4,7,9) T2 (w,Vdd,b);
```

```
    nmos # (3,5,7) T3 (w,i,b);
```

```
    nmos # (3,5,7) T4 (i,Gnd,a);
```

```
endmodule
```

1.2

```
`timescale 1ns/1ns
```

```
module mynotif (input a, EN, output w);
```

```
    wire i, j, k;
```

```
    supply1 Vdd;
```

```
    supply0 Gnd;
```

```
    pmos # (4, 7, 9) T1 (i, Vdd, a);
```

```
    pmos # (4, 7, 9) T2 (w, i, k);
```

```
    nmos # (3, 5, 7) T3 (w, j, EN);
```

```
    nmos # (3, 5, 7) T4 (j, Gnd, a);
```

```
    pmos # (4, 7, 9) T5 (k, Vdd, EN);
```

```
    nmos # (3, 5, 7) T6 (k, Gnd, EN);
```

```
endmodule
```

2.1

```
`timescale 1ns/1ns
```

```
module mynandif (input a,b,EN, output w);
```

```
    wire i,j,k,x;
```

```
    supply1 Vdd;
```

```
    supply0 Gnd;
```

```
    pmos #(4,7,9) T1(i,Vdd,b);
```

```
    pmos #(4,7,9) T2(i,Vdd,a);
```

```
    pmos #(4,7,9) T3(w,i,x);
```

```
    nmos #(3,5,7) T4(w,j,EN);
```

```
    nmos #(3,5,7) T5(j,k,a);
```

```
    nmos #(3,5,7) T6(k,Gnd,b);
```

```
    pmos #(4,7,9) T7(x,Vdd,EN);
```


```
    nmos #(3,5,7) T8(x,Gnd,EN);
```

```
endmodule
```

2.2


```
timescale 1ns/1ns
module gates (input a,b,c,d, output w);
    wire i,j,k,x,y;
    mynot N1(c,x);
    mynot N2(d,y);
    mynand A1(x,y,k);
    mynand A2(a,b,i);
    mynand A3(d,i,j);
    mynand A4(k,j,w);
endmodule
```

~




```
`timescale 1ns/1ns
module gatesif (input a,b,c,d, output w);
    wire i;
    supply1 Vdd;
    mynotif N1(d,Vdd,i);
    mynotif N2(c,i,w);
    mynandif A1(a,b,d,w);

endmodule
```







```
`timescale 1ns/1ns
module mycmoss (input a,b,c,d, output w);
    wire i,j,k,x,y,z;
    supply1 Vdd;
    supply0 Gnd;
    pmos #(4,7,9) T1(i,Vdd,k);
    pmos #(4,7,9) T2(j,Vdd,d);
    pmos #(4,7,9) T3(w,j,c);
    pmos #(4,7,9) T4(w,i,b);
    pmos #(4,7,9) T5(w,i,a);
    pmos #(4,7,9) T6(k,Vdd,d);
    nmos #(3,5,7) T7(k,Gnd,d);
    nmos #(3,5,7) T8(w,x,a);
    nmos #(3,5,7) T9(x,y,b);
    nmos #(3,5,7) T10(w,y,z);
    nmos #(3,5,7) T11(y,Gnd,c);
    nmos #(3,5,7) T12(y,Gnd,d);
    pmos #(4,7,9) T13(z,Vdd,d);
    nmos #(3,5,7) T14(z,Gnd,d);

endmodule
```

5

```
`timescale 1ns/1ns
module alltb ();
    logic aa=0,bb=1,cc=1,dd=1;
    wire ww1,ww2,ww3;
    gates AGT(.a(aa),.b(bb),.c(cc),.d(dd),.w(ww1));
    gatesif AGIT(.a(aa),.b(bb),.c(cc),.d(dd),.w(ww2));
    mycmoss MCT(.a(aa),.b(bb),.c(cc),.d(dd),.w(ww3));
    initial begin
        #40 aa=1;
        #40 dd=0;
        #40 aa=0;bb=0;dd=1;
        #40 aa=1;bb=1;cc=0;dd=0;
        #40 dd=1;
        #40 $stop;
    end
endmodule
```

6

