



3) Our results will be the same. However, in the first part, since we did not use a hardware based design but a more software based one, Yosys used more gates. While the hardware based one used less gates. So we used less gates in the hardware based design and we'll have a shorter delay and <sup>a higher</sup> simulation speed.

2) d) Simulation speed is almost equal although posys is slightly slower because posys will use the gates it's synthesised while our code will use the computer's ~~more~~ more optimized hardware.

part 7 uses gates: 223 NAND / 430 NOR / 162 NOT  
Total: 815 gates

Part 2 4045 gates; 192 NAND/ 238 NOR/ 138 NOT  
Total: 518 gates

```
module myALU(input signed [15:0] inM, inN, input [2:0] opc, input inC, output logic signed [15:0] outF, output zer, neg);
    always @ (inM,inN,opc,inC) begin
        outF = 16'b0;
        case(opc)
            3'b000: outF = inM + inN + inC;
            3'b001: outF = inM + (inN >>> 1);
            3'b010: outF = inM + 1;
            3'b011: outF = inM + (inM >>> 1);
            3'b100: outF = inM & inN;
            3'b101: outF = inM | inN;
            3'b110: outF = ~inM;
            3'b111: outF = 16'b0;
            default: outF = 16'b0;
        endcase
    end
    assign zer = ~|outF;
    assign neg = outF[15];
endmodule
```

```
`timescale 1ns/1ns
`timescale 1ns/1ns
module testbench ();
    logic [15:0] INm, INn;
    logic [2:0] OPC;
    logic INC;
    wire [15:0] OUTf1, OUTf2;
    wire ZER1, ZER2, NEG1, NEG2;
    MyALU ALUM(INm, INn, OPC, INC, OUTf1, ZER1, NEG1);
    MyALU2 ALUM2(INm, INn, OPC, INC, OUTf2, ZER2, NEG2);
    initial begin
        INm = $random();
        INn = $random();
        INC = $random();
        for(int i=0; i<8; i=i+1) begin
            OPC = i;
            repeat(2) #100 begin
                INm = $random();
                INn = $random();
                INC = $random();
            end
        end
        $stop;
    end
endmodule
```

=== myALU ===

Number of wires:	466
Number of wire bits:	513
Number of public wires:	7
Number of public wire bits:	54
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	476
\$_AND_	61
\$_AOI3_	57
\$_AOI4_	2
\$_MUX_	16
\$_NAND_	20
\$_NOR_	60
\$_NOT_	64
\$_OAI3_	52
\$_OAI4_	17
\$_OR_	22
\$_XNOR_	82
\$_XOR_	23

#### 4.1.2. Re-integrating ABC results.

ABC RESULTS:	NAND cells:	223
ABC RESULTS:	NOR cells:	430
ABC RESULTS:	NOT cells:	162
ABC RESULTS:	internal signals:	459
ABC RESULTS:	input signals:	36
ABC RESULTS:	output signals:	17

Removing from diagram:

```

module MUX4(input signed [15:0] a,b,c,d, input f0,f1, output signed [15:0] w);
    assign w = ((f1==0)&(f0==0)) ? a:
                ((f1==0)&(f0==1)) ? b:
                ((f1==1)&(f0==0)) ? c:
                ((f1==1)&(f0==1)) ? d: 16'b0;
endmodule

module ADDER(input signed [15:0] a,b, input cin, output signed [15:0] w);
    assign w = a + b + cin;
endmodule

module SHIFTER_RIGHT_ARITH(input signed [15:0] a, output signed [15:0] w);
    assign w = a>>>1;
endmodule

module BITAND(input signed [15:0] a,b, output signed [15:0] w);
    assign w = a&b;
endmodule

module BITOR(input signed [15:0] a,b, output signed [15:0] w);
    assign w = a|b;
endmodule

module BITINV(input signed [15:0] a, output signed [15:0] w);
    assign w = ~a;
endmodule

module MUX2(input signed [15:0] a,b, input f, output signed [15:0] w);
    assign w = f ? b : a;
endmodule

module MyALU(input signed [15:0] inM, inN, input [2:0] opc, input inC, output signed [15:0] outF, output zer, neg);
    wire signed [15:0] adder, second_input, or_and, shiftn, shiftm, andl, orl, invm;
    wire cin, ctrl0, ctrl1, opcl_not, i;
    assign opcl_not = ~opc[1];
    assign cin = inC&(~opc[0])&opcl_not&(~opc[2]);
    SHIFTER_RIGHT_ARITH shifter1(inM, shiftm);
    SHIFTER_RIGHT_ARITH shifter2(inN, shiftn);
    MUX4 mux40(inN, shiftn, 1, shiftm, opc[0], opc[1], second_input);
    ADDER Adder(inM, second_input, cin, adder);
    BITAND AND(inM, inN, andl);
    BITOR OR(inM, inN, orl);
    MUX2 mux2(andl, orl, opc[0], or_and);
    BITINV inv(inM, invm);
    assign ctrl0 = (opc[0]|opcl_not)&opc[2];
    assign ctrl1 = opc[1]&opc[2];
    MUX4 mux41(adder, or_and, invm, 16'b0, ctrl0, ctrl1, outF);
    assign i = outF[0]|outF[1]|outF[2]|outF[3]|outF[4]|outF[5]|outF[6]|outF[7]|outF[8]|outF[9]|outF[10]|outF[11]|outF[12]|outF[13]|outF[14]|outF[15];
    assign zer = ~i;
    assign neg = outF[15];
endmodule

```



=== ADDER ===

Number of wires:	79
Number of wire bits:	124
Number of public wires:	4
Number of public wire bits:	49
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	91
\$_AND_	14
\$_AOI3_	11
\$_NAND_	14
\$_NOR_	2
\$_NOT_	5
\$_OAI3_	8
\$_OR_	4
\$_XNOR_	16
\$_XOR_	17

=== BITAND ===

Number of wires:	3
Number of wire bits:	48
Number of public wires:	3
Number of public wire bits:	48
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	16
\$_AND_	16

=== BITINV ===

Number of wires:	2
Number of wire bits:	32
Number of public wires:	2
Number of public wire bits:	32
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	16
\$_NOT_	16

=== BITOR ===

Number of wires:	3
Number of wire bits:	48
Number of public wires:	3
Number of public wire bits:	48
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	16
\$_OR_	16

=== MUX2 ===

Number of wires:	4
Number of wire bits:	49
Number of public wires:	4
Number of public wire bits:	49
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	16
\$_MUX_	16

=== MUX4 ===

Number of wires:	76
Number of wire bits:	151
Number of public wires:	7
Number of public wire bits:	82
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	85
\$_MUX_	48
\$_NAND_	2
\$_NOR_	16
\$_NOT_	17
\$_OR_	2

=== MyALU ===

Number of wires:	36
Number of wire bits:	203
Number of public wires:	18
Number of public wire bits:	185
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	31
\$_AND_	1
\$_AOI3_	1
\$_NAND_	3
\$_NOR_	6
\$_NOT_	2
\$_OR_	9
ADDER	1
BITAND	1
BITINV	1
BITOR	1
MUX2	1
MUX4	2
SHIFTER_RIGHT_ARTH	2

=== SHIFTER\_RIGHT\_ARTH ===

Number of wires:	2
Number of wire bits:	32
Number of public wires:	2
Number of public wire bits:	32
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	0



# === design hierarchy ===

MyALU	1
ADDER	1
BITAND	1
BITINV	1
BITOR	1
MUX2	1
MUX4	2
SHIFTER_RIGHT_ARITH	2

Number of wires:	283
Number of wire bits:	870
Number of public wires:	52
Number of public wire bits:	639
Number of memories:	0
Number of memory bits:	0
Number of processes:	0
Number of cells:	347
\$_AND_	31
\$_AOI3_	12
\$_MUX_	112
\$_NAND_	21
\$_NOR_	40
\$_NOT_	57
\$_OAI3_	8
\$_OR_	33
\$_XNOR_	16
\$_XOR_	17

#### 4.1.2. Re-integrating ABC results.

ABC RESULTS:	NAND cells:	37
ABC RESULTS:	NOR cells:	110
ABC RESULTS:	NOT cells:	48
ABC RESULTS:	internal signals:	75
ABC RESULTS:	input signals:	33
ABC RESULTS:	output signals:	16

Removing temp directory.

#### 4.2.2. Re-integrating ABC results.

ABC RESULTS:	NOR cells:	16
ABC RESULTS:	NOT cells:	32
ABC RESULTS:	internal signals:	0
ABC RESULTS:	input signals:	32
ABC RESULTS:	output signals:	16

Removing temp directory.

#### 4.3.2. Re-integrating ABC results.

ABC RESULTS:	NOT cells:	16
ABC RESULTS:	internal signals:	0
ABC RESULTS:	input signals:	16
ABC RESULTS:	output signals:	16

Removing temp directory.

#### 4.4.2. Re-integrating ABC results.

ABC RESULTS:	NAND cells:	16
ABC RESULTS:	NOT cells:	32
ABC RESULTS:	internal signals:	0
ABC RESULTS:	input signals:	32
ABC RESULTS:	output signals:	16

Removing temp directory.



#### 4.5.2. Re-integrating ABC results.

ABC RESULTS:	NOR cells:	48
ABC RESULTS:	NOT cells:	1
ABC RESULTS:	internal signals:	0
ABC RESULTS:	input signals:	33
ABC RESULTS:	output signals:	16

Removing temp directory.

#### 4.6.2. Re-integrating ABC results.

ABC RESULTS:	NAND cells:	81
ABC RESULTS:	NOR cells:	51
ABC RESULTS:	NOT cells:	2
ABC RESULTS:	internal signals:	69
ABC RESULTS:	input signals:	66
ABC RESULTS:	output signals:	16

Removing temp directory.

#### 4.7.2. Re-integrating ABC results.

ABC RESULTS:	NAND cells:	8
ABC RESULTS:	NOR cells:	13
ABC RESULTS:	NOT cells:	7
ABC RESULTS:	internal signals:	18
ABC RESULTS:	input signals:	20
ABC RESULTS:	output signals:	4

Removing temp directory.

[illegible]

[illegible]



[illegible]

[illegible]