


```
'timescale lns/lns
module mymulti2 (input a,b,s,EN, output w);
        wire i,j;
        mynot N1(s,i);
        mynotif NTl(a,i,j);
        mynotif NT2(j, EN, w);
        mynotif NT3(b,s,j);
endmodule
```

```
`timescale lns/lns
module testbench ();
        logic aa=1,bb=0,ss=0,en=1;
        wire ww;
        mymulti2 MMT(.a(aa),.b(bb),.s(ss),.EN(en),.w(ww));
        initial begin
       #50 ss=1;
        #50 en=0;
        #50 $stop;
        end
endmodule
```




```
timescale lns/lns
module mymulti4 (input a,b,c,d,s,EN, output w);

mynot N1(EN,i);
mymulti2 M1(a,b,s,i,w);
mymulti2 M2(c,d,s,EN,w);

endmodule
```

```
timescale lns/lns
23456789
     module testbench ();
               logic aa=1,bb=0,cc=0,dd=1,ss=0,en=0;
               wire ww;
               mymulti4 MMT(.a(aa),.b(bb),.c(cc),.d(dd),.s(ss),.EN(en),.w(ww));
               initial begin
               #50 ss=1;
               #50 en=1;
               #50 en=0;
10
               #50 $stop;
11
               end
12
       endmodule
```




```
timescale lns/lns
module mymulti8 (input [7:0] a,b, input s,EN, output [7:0] w);

genvar i;

generate
for (i=0; i<8; i=i+1) begin
mymulti2 M(a[i], b[i], s, EN, w[i]);
end
endgenerate
endmodule</pre>
```

```
'timescale lns/lns
 23456789
     module testbench ();
                logic [7:0] aa = 8'b10100110, bb = 8'b10101001;
                logic ss=1, en=1;
                wire [7:0] ww;
                mymulti8 MMT(.a(aa),.b(bb),.s(ss),.EN(en),.w(ww));
                initial begin
                #50 ss=0;
                #50 en=0;
                #50 $stop;
10
11
                end
12
       endmodule
```




```
timescale lns/lns

module multi8assign (input [7:0] a,b,input s,EN, output [7:0] w);

assign w = EN ? (~s ? a : b) : 8'bz;
endmodule
```


```
timescale lns/lns
1 2 3 4 5 6 7 8 9 10
     module testbench ();
                logic [7:0] aa = 8'b10100110, bb = 8'b101010101;
                logic ss=1, en=1;
                wire [7:0] ww1, ww2;
                mymulti8 MMT(.a(aa),.b(bb),.s(ss),.EN(en),.w(wwl));
                multi8assign MAT(.a(aa),.b(bb),.s(ss),.EN(en),.w(ww2));
                initial begin
                #50 ss=0:
                #50 en=0;
                #50 $stop;
12
                end
13
       endmodule
```



```
timescale lns/lns
2 3 4 5 6 7 8 9
      module my2comslice (input a,fl, output w,f2);
                wire k, j;
                not # (7,9) N1(k,a);
                not # (7,9) N2(j,f1);
                nand # (14,10) NA1(f2,k,j);
                xor # (23, 25) XR(w,a,f1);
       endmodule
```

```
timescale lns/lns
1 2 3 4 5 6 7 8 9 10
     module my2com (input [7:0] a, output [7:0] w);
                wire f[0:8];
                assign f[0]=0;
                genvar i;
                generate
                    for (i=0; i<8; i=i+1) begin
                          my2comslice C(a[i], f[i], w[i], f[i+1]);
                    end
                endgenerate
       endmodule
```

```
timescale lns/lns
module testbench ();
        logic [7:0] aa = 8'b000000001;
        wire [7:0] ww;
        my2com MMT(.a(aa),.w(ww));
        initial begin
        #300 $stop;
```



```
1 timescale lns/lns 4 2
2 module twocomassign (input [7:0] a, output [7:0] w);
3 assign #184 w = ~a + 1'b1;
4 endmodule
```


```
'timescale lns/lns
2
     module testbench ();
3
              logic [7:0] aa = 8'b000000001;
              wire [7:0] ww1, ww2;
              my2com MMT(.a(aa),.w(wwl));
              twocomassign TCA(.a(aa),.w(ww2));
              initial begin
              #300 aa = 8'bll111
              #300 $stop;
              end
      endmodule
```



```
timescale lns/lns
module myabsolutevalue (input [7:0] a, input EN, output [7:0] w);
wire [7:0] i;
my2com TwoCom(a,i);
mymulti8 Multi8(a,i,a[7],EN,w);
endmodule
```

```
timescale lns/lns
module myabsolutassign (input [7:0] a, input EN, output [7:0] w);
assign #218 w = EN ? (~a[7] ? a : (~a + 1'b1)) : 8'bz;
endmodule
```

```
timescale lns/lns
       module testbench ();
 3
               logic [7:0] aa = 8'b100000001;
               logic en = 1;
               wire [7:0] ww1, ww2;
6789
               myabsolutevalue MAV(.a(aa),.EN(en),.w(wwl));
               myabsolutassign MAA(.a(aa),.EN(en),.w(ww2));
               initial begin
               #300 aa = 8'b10111110;
10
               #300 aa = 8'b11000001;
11
               #300 $stop;
12
               end
13
       endmodule
```



```
yosys> read_verilog AbsoluteValueAssign.v

1. Executing Verilog-2005 frontend.

Parsing Verilog input from `AbsoluteValueAssign.v' to AST representation.

Warning: Yosys has only limited support for tri-state logic at the moment. (AbsoluteValueAssign.v:3)

Generating RTLIL representation for module `\myabsoluteassign'.

Successfully finished Verilog frontend.
```

```
=== myabsoluteassign ===
```

```
Number of wires:
                                21
Number of wire bits:
                                35
Number of public wires:
Number of public wire bits:
                                17
Number of memories:
Number of memory bits:
Number of processes:
Number of cells:
                                26
 $ MUX
 $ NAND
 $ NOR
 $ NOT
 $ OR
 $ XNOR
 $ XOR
```

2.24. Executing CHECK pass (checking for obvious problems). checking module myabsoluteassign.. found and reported 0 problems.

```
    Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).

  cell DFF (noniny, pins=3, area=18.00) is a direct match for cell type $ DFF P .
  create mapping for $ DFF N from mapping for $ DFF P .
  final dff cell mappings:
   DFF DFF N (.C(\sim C), .D(D), .O(O));
   DFF DFF P (.C(C), .D(D), .Q(Q));
   unmapped dff cell: $ DFF NN0
   unmapped dff cell: $ DFF NN1
   unmapped dff cell: $ DFF NP0
   unmapped dff cell: $ DFF NP1
   unmapped dff cell: $ DFF PN0
   unmapped dff cell: $ DFF PN1
   unmapped dff cell: $ DFF PP0
   unmapped dff cell: $ DFF PP1
   unmapped dff cell: $ DFFSR NNN
   unmapped dff cell: $ DFFSR NNP
   unmapped dff cell: $ DFFSR NPN
   unmapped dff cell: $ DFFSR NPP
   unmapped dff cell: $ DFFSR PNN
   unmapped dff cell: $ DFFSR PNP_
   unmapped dff cell: $ DFFSR PPN
   unmapped dff cell: $ DFFSR PPP
Mapping DFF cells in module `\myabsoluteassign':
```

```
yosys> abc -liberty mycells.lib
4. Executing ABC pass (technology mapping using ABC).
4.1. Extracting gate netlist of module `\myabsoluteassign' to `<abc-temp-dir>/input.blif'..
Extracted 26 gates and 34 wires to a netlist network with 8 inputs and 8 outputs.
4.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read blif <abc-temp-dir>/input.blif
ABC: + read lib -w H:\Daneshgah\vosys\src/mycells.lib
ABC: Parsing finished successfully. Parsing time =
                                                        0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time unit". Assuming time unit: "1ns".
ABC: Libery parser cannot read "capacitive load unit". Assuming capacitive load unit(1, pf).
ABC: Scl LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Library "demo" from "H:\Daneshgah\vosys\src/mycells.lib" has 4 cells (1 skipped: 1 seq; 0 tri-state; 0 no func). Time =
                                                                                                                                   0.00 sec
ABC: Memory =
                0.00 MB. Time =
                                     0.00 sec
ABC: + strash
ABC: + dc2
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig sweep").
ABC: + ifraig
ABC: + retime -o
ABC: + strash
ABC: + dch -f
ABC: + map
ABC: + write blif <abc-temp-dir>/output.blif
4.1.2. Re-integrating ABC results.
ABC RESULTS:
                           BUF cells:
                                             1
                          NAND cells:
ABC RESULTS:
                                            12
ABC RESULTS:
                          NOR cells:
                                            25
                          NOT cells:
ABC RESULTS:
                                            12
ABC RESULTS:
                    internal signals:
                                            18
                      input signals:
ABC RESULTS:
                                             8
ABC RESULTS:
                      output signals:
                                             8
Removing temp directory.
```

```
yosys> write_verilog -noattr SynthesizedAbsoluteValue.v
5. Executing Verilog backend.
Dumping module `\myabsoluteassign'.
yosys>
```