APPROVAL SHEET

承 认 书 _{记录编号: 版本: v0.3}

Customer 客户名称	
Part NO. 产品型号	ZJY350IT006
Product type 产品内容	Mode: Transmissive type .Normally white. TFT LCD Module LCD Module: Graphic 320RGB*480Dot-matrix
Remarks 备注栏	□APPROVAL FOR SEPCIFICATIONS ONLY ■APPROVAL FOR SEPCIFICATIONS AND SAMPLE
Signature by Customer: 客户确认签章	·

中景园确认

核准	审核	定制

客户确认

核准	审核	审核

Pag	e 1 of 24 Rev. A00	May 2014	

TABLE OF Contents

1. General Description	3
2. Features	3
3. Mechanical Specification	3
4. Mechanical Dimension	4
5. Maximum Ratings	5
6. Electrical Characteristics	5
7. Backlight Characteristic	5
8. Module Function Description	7
9. Electro-optical Characteristics	14
10.Reliability	18
11.Inspection Standards	19
12. Precautions For Using LCD Modules	23
13. Revision History	24

1.General Description

Z350IT006 is a 320RGB*480 dots matrix TFT LCD module. It has a TFT panel composed of 960 sources and 480gates. The LCM can be easily accessed by micro-controller.

2. Features


Display Mode	Transmissive
	a-TFT
Display Format	Graphic 320RGB*480 Dot-matrix
Input Data	8 /16bits parallel interface & SPI
Viewing Direction	12 o'clock
Drive	ILI9486L

3. Mechanical Specification

Item	Specifications	Unit	
Dimensional outline	55.26(W)*84.52 (H)*3.50(T)		
	(FPC not include)	mm	
Resolution	320RGB*480	dots	
LCD Active area	48.96(W)*73.44(H)	mm	
Pixel size	0.153(W)*0.153(H)	mm	

4. Mechanical Dimension

Page 3 of 24	Rev. A00	May 2014	



5. Maximum Ratings

Item	Symbol	Min	Max	Unit	Note
Supply voltage	V	-0.3	4.6	V	
Operating temperature	$\mathbf{V_{T}}$	-0.3	Vcc+0.3	V	
Storage temperature	T _{OPR}	-20	70	°C	
Storage temperature	T _{STR}	-30	80	င	

6. Electrical Characteristics

Item		Symbol	Condition	Min.	Typ.	Max.	Unit
Supply voltage	Logic	$\mathbf{V}_{\mathbf{CC}}$		2.7	2.8	3.3	V
Innut Valtage	H level	T _{IH}		0.8*IOVCC		IOVCC	V
input voitage	Input Voltage L level			-0.3		0.2* IOVCC	v
Storage temp	erature	I_{DD}	With internal voltage generation $V_{\rm CC}$ =2.8V; $T_{\rm emp}$ =25°C			TBD	mA

7. Backlight Characteristic

Item	Symbol	Min	Typical	Max	Unit
LED module Forward voltage	V_{LED}	3.0	3.2	3.4	V
LED module current	V_{LED}		120		mA
L/G Surface Luminance ★1	L_{S}	4000			Cd/m³
LCM Surface brightness uniform ★2	L_{D}	80			%

★ 1Test condition is:


- (a) Center point on active area.
- (b)Best Contrast.

★2Uniform measure condition:

- (1)Measure 9 point. Measure location show below;
- (2)Uniform=(Min. brightness /Max. brightness)*100%

Page 5 of 24	Rev. A00	May 2014	

(3)Best Contrast.



8. Module Function Description

8.1Pin Descriptions

PIN No.	Symbol	Description
1	X (L)	Touch panel control pin (触摸屏控制脚)
2	Y (U)	Touch panel control pin (触摸屏控制脚)
3	X (R)	Touch panel control pin (触摸屏控制脚)
4	Y (D)	Touch panel control pin (触摸屏控制脚)
5	GND	Ground (接地脚)
6	IOVCC	Power supply for LCM (2.8V-3.3V) (屏供电脚)
7	VCI	Power supply for LCM (2.8V-3.3V) (屏供电脚)
8	FMARK	Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. If not used, open this pin. (帧同信号,不用时悬空)
9	CS/SPI CS	Chip select pin ("Low" enable) (屏驱动芯片片选脚,低电平有效)
10	RS/ A0(4线)	This pin is used to select "Data or Command" in the parallel interface or serial data interface. (用于并口或者串口) When RS= '1', data is selected.(选择数据) When RS= '0', command is selected.(选择寄存器) If not used, this pin should be connected to IOVCC or GND. (不用时接 IOVCC 或者接地)
11	WR/ SPI SCL/SCK	 - 8080 system (WRX): Serves as a write signal and writes data at the rising edge. - 3/4-line serial interface (SCL): The pin used as serial clock pin. Fix to IOVCC or GND level when not in use.

Page 7 of 24 Rev. A00 May 201

		(并口的写控制脚或者 3 线, 4 线串口的时钟信号, 不用时接 IOVCC 或者地)
		Serves as a read signal and MCU
		read data at the rising edge.
12	RD	Fix to IOVCC or GND level when not in use.
		(并口的读控制脚, 不用时接 IOVCC 或者地)
		Serial input signal.
	/	The data is applied on the rising edge of the SCL signal.
13	SPI SDI/SDA	If not used, fix this pin at IOVCC or GND
		(串口数据输入信号, 不用时接 IOVCC 或者接地)
		Serial output signal.
		If not used, open this pin
		(串口数据输出信号,不用时悬空)
		In Register B0H,
		SDA_EN = "0", DIN and DOUT pins are used for 3/4 wire serial interface.
14	SPI SDO	SDA_EN = "1", DIN/SDA pin is used for 3/4 wire serial interface and DOUT
14		pin is not used.
		在接口控制寄存器B0H中,
		SDA_EN设为0,在3线,4线串口中,DIN,DOUT才有效
		SDA_EN设为1,在3线,4线串口中,DIN/SDA有效,作为串口数据输入/输出的复
		用脚,DOUT无效.
		NOTE:详见 ILI9486L 数据手册第 140 页.
15	RESET	LCM Reset pin Signal is active low.
10	RESET	(屏复位脚,低电平复位)
16	GND	Ground
10	UND	(接地脚)
	DBO-DB7	Data bus
17-24		Fix to GND level when not in use
		(低8位数据线,不用时接地)
		Data bus
25-32	DB8-DB15	Fix to GND level when not in use
		(高8位数据线,不用时接地)
33	A	Anode of Backlight (3.0V-3.4V Typical:3.2V)
50	11	(背光正极供电脚, 电压范围: 3. 0-3. 4V, 典型值: 3. 2V)
34-36	K	Cathode of Backlight
01 00	11	(背光负极供电脚)
37	GND	Ground

ſ	·	Page 8 of 24	Rev. A00	May 2014	

		(接地脚)											
		Select t (接口选		J interfa	ce mode								
38	IMO	IM2	IM1	IM0	Interface	Data Pin in Use							
		0	0	0	8080 18-bit bus interface	DB[17:0]							
	IM1	0	0	1	8080 9-bit bus interface	DB[8:0]							
39		IM1	TM1	TM1	TM1	TM1	TM1	TM1	0	1	0	8080 16-bit bus interface	DB[15:0]
39			0	1	1	8080 8-bit bus interface	DB[7:0]						
		1	0	0	Prohibited	-							
		1	0	1	3-line SPI	SDA							
40	TMO	1	1	0	Prohibited	-							
40	IM2	1	1	1	4-line SPI	SDA							

关于接口选择:

接口选择除了上面脚位描述里写的用 I/O 口的方式进行软件控制外,还可以采用硬件的方式进行控制,在 FPC 预留了 6 个电阻来控制 IM2-IM0.

R20,R21 控制 IM2,R10,R11 控制 IM1,R00,R01 控制 IM0.

桥接 R20,R10,R00 表示把 IM2,IM1,IM0 拉低,

桥接 R21,R11,R01,表示把 IM2,IM1,IM0 拉高.

可以根据上面脚位描述里第38脚-40脚的表格,选择自己所需要的接口.

当然,如果客户需要哪种固定的接口,我们在出货前会先用硬件选择好.


关于供电说明:

IOVCC 和 VCC 连一起,用 2.8V-3.3V 供电; 背光 LED 可以单独供电(3.0-3.4 V),也可以和 VCC 共用一组电压(A 为正接 VCC, K 连一起作为负接地).

8.2Timing characteristics.

Page 9 of 24	Rev. A00	May 2014

17.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-series)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	-
taht		Address hold time (Write/Read)	0	-	ns	-
	tchw	CSX "H" pulse width	0	-	ns	-
	tcs	Chip Select setup time (Write)	15	-	ns	-
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	-
	tresfm	Chip Select setup time (Read FM)	355	-	ns	-
	tcsf	Chip Select Wait time (Write/Read)	0	-	ns	-
	twc	Write cycle	50	-	ns	-
WRX	twrh	Write Control pulse H duration	15	-	ns	-
	twrl	Write Control pulse L duration	15	-	ns	-
	trcfm	Read Cycle (FM)	450	-	ns	When read from Frame
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	Memory
	trdlfm	Read Control L duration (FM)	355	-	ns	Welliory
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	When read ID data
	trdl	Read Control pulse L duration	45	-	ns	
DD[47.0]	tdst	Write data setup time	10	-	ns	
DB[17:0],	tdht	Write data hold time	10	-	ns	For movimum CL 20pF
DB[15:0],	trat	Read access time	•	40	ns	For maximum CL=30pF For minimum CL=8pF
DB[8:0] DB[7:0]	tratfm	Read access time		340	ns	For minimum CL=opF
25[7.0]	trod	Read output disable time	20	80	ns	

Note: (1) Ta = -30 to 70 ℃, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, AGND=DGND=0V


t _r ≦15ns →	\longrightarrow $ \blacktriangleleft^{t_f \leq 15ns}$
/ 70%	70%
∮ 30%	30%₹

Page 10 of 24 Rev. A00 May 2014


(2) Logic high and low levels are specified as 30% and 70% of IOVCC for input signals.



(3) Logic high and low levels are specified as 30% and 70% of IOVCC for input signals.




17.3.2. Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	66	-	ns	
	tshw	SCL "H" Pulse Width (Write)	15	-	ns	
601	tslw	SCL "L" Pulse Width (Write)	15	-	ns	
SCL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI	tsds	Data setup time (Write)	10	-	ns	
(Input)	tsdh	Data hold time (Write)	10	-	ns	
SDA / SDO	tacc	Access time (Read)	10	50	ns	
(Output)	toh	Output disable time (Read)	15	50	ns	
	tscc	SCL-CSX	15	-	ns	
CSX	tchw	CSX "H" Pulse Width	40	-	ns	
CSX	tcss	COV COL Time	60	-	ns	
	tcsh	CSX-SCL Time	65	-	ns	

Note: Ta = -30 to 70 ℃, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, AGND=DGND=0V, T=10+/-0.5ns



Page 12 of 24 Rev. A00 May 2014

17.3.3. Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
oov	tcss	Chip select time (Write)	15	•	ns	
CSX	tcsh	Chip select hold time (Read)	60	-	ns	
	twc	Serial clock cycle (Write)	66	-	ns	
	twrh	SCL "H" pulse width (Write)	15	-	ns	
001	twrl	SCL "L" pulse width (Write)	15	-	ns	
SCL	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL "H" pulse width (Read)	60	•	ns	
	trdl	SCL "L" pulse width (Read)	60	-	ns	
D/OV	tas	D/CX setup time	10	-	ns	
D/CX	tah	D/CX hold time (Write / Read)	10	-	ns	
SDA / SDI	tds	Data setup time (Write)	10	-	ns	
(Input)	tdh	Data hold time (Write)	10	-	ns	
SDA / SDO	tacc	Access time (Read)	10	50	ns	For maximum CL=30pF
(Output)	tod	Output disable time (Read)	15	50	ns	For minimum CL=8pF

Note: (1) Ta = -30 to 70 ℃, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, AGND=DGND=0V, T=10+/-0.5ns.

(2) Does not include signal rise and fall times.


Page 13 of 24 Rev. A00 May 2014

9. Electro-optical Characteristics


Item	Symbol	Con	ditions	Tem	ıp	Min.	Тур.	Max.	Unit	Note
Dagnaga Tima	T_R	$\theta =$	Ф =0	25℃	13		TBD	TBD	msec	NOTE2
Response Time	T_{F}						TBD	TBD		NOTEZ
Viewing Angle Range	$\Phi = 0^{0} (6")$) ф	$990^{\circ}(3)$	")	ф	=180°(12")	$\Phi = 270^{\circ}$	(9")	NOTE3
θ (25°C) CR≥10	TBD	T	BD		TI	3D		TBD		NOTE3

The above "viewing angle" is the measuring position with the largest contrast ratio. Not for good image quality. Viewing direction for good image quality is 12 O'clock.


- For panel only
- Electro-Optical Characteristics Test Method




$$Vop = (V_{10, ON} + V_{90, OFF})/2$$



.Note2.Definition of Optical Response Time:




.Note3.Definition of Viewing Angle θ and Φ :



Note 4. Definition of Contrast ratio (CR):

CR = Brightness of Non-selected Segment (B2)
Brightness of Selected Segment (B1)



10. Reliability

10.1Mtbf

The LCD module shall be designed to meet a minimum MTBF value of 50000 hours with normal

10.2Test condition

NO.	ITEM	CONDITION	CRITERION
1	High Temperature Non-Operating Test	80°C*240Hrs	。 No Defect Of Operational
2	Low Temperature Non-Operating Test	-30°C*240Hrs	Function In Room Temperature
3	High Temperature/Humidity Non Operating Test	60°C*90%RH*240Hrs	Are Allowable
4	High Temperature Operating Test	70°C*240Hrs	。 IDD of LCM in Pre-and
5	Low Temperature Operating Test	-20°C*240Hrs	Post-Test Should Follow
6	Thermal Shock Test	-20°C (30Min) ↔70°C (30Min)	Specification
6	Thermal Shock Test	*10CYCLES	

Notes:

- 1. Judgments should be made after exposure in room temperature for two hours.
- 2. The distill water is used for the high temperature/humidity test.
- 3. The sample above is individually for every reliability tests condition.

Page 18 of 24	Rev. A00 May 2014	

11.Inspection standards

1.AQL(Acceptable Quality Level


AQL of major and minor defect.

	MAJOR DEFECT	MINOR DEFECT
AQL	0.65	1.5

2. Basic conditions for inspection

The LCM face to us, in normal environment, the lux is 1000 ± 200 .(Darkroom's lux: 100 ± 50), About an angle of incidence 30, a distance of 30 cm with an angle of 45 degree to check the products without uncovering the film!

(As shown below)



Rear Polarizer

3.Inspection item and criteria

3.1 Visual inspection criterion in immobility

3.1.1Glass defect

NO	Defect item	Criteria	Remark
1	Dimension Unconformity	By Engineering Drawing	
1	(Major defect)		
2	Cracks (Major defect)	 Linear cracks panel Reject Nonlinear crack contrast by limited sample 	
3	Glass extrude the conductive area (minor defect)	a: disregards and no influenceassemblage.1) b≤1/3Pin width(non bonding	A: Length, b: Width

Page 19 of 24 Rev. A00 May 2014

4	Pin-side ,conductive area damaged (minor defect)	area) [Accept] 2)bonding area≤0.5mm [Accept] (a c: disregards) b≤1/3of effective length for bonding electrode [Accept]	a: length, b: Width, c: Thickness
5	Pin-side,non-conductive area damaged (minor defect)	1)Damage area don't touch the ITO (Inclueling contraposition mark, except scribing mark) [Accept] 2)C <t 3)c="T" 3of="" 4)a="" [accept]="" b="" b≤bm1="" disregards<="" glue="" not="" seal="" td="" the="" touch="" width=""><td>a: Length, b: Width c: Thickness</td></t>	a: Length, b: Width c: Thickness
6	Non-pin-side damage (minor defect)	c <t 1="" 1)b="" 3bm="" [reject]="" [reject]<="" b="" c="T" exceeds="" glue="" not="" seal="" td="" the="" touch=""><td>c: Thickness b: width of BM 內緣 damage</td></t>	c: Thickness b: width of BM 內緣 damage

3.1.2LCD appearance defect(View area)

NO	Defect item	Criteria		Remark
	Specification	Allowable	note1:L: Length, W: Width	
	Fiber、glass cratch、polarizer scratch/folded (minor defect)	W ≤ 0.03mm	disregard	note2: disregard if out of AA
		0.03mm <w≤0.05mm; L≤3.0mm</w≤0.05mm; 	2	← т →
1				
		0.05 mm $<$ W \leq 0.1mm;	1	V 3
	(minor defect)	L ≦ 3.0mm	1	W
		W>0.1mm;L>3.0mm	0	W

Page 20 of 24 Rev. A00 May 2014

	Polarizer bubble	φ ≤ 0.2mm	disregard	note1: $\Phi = (L+W)/2$, L:Length,
2	2 concave and convex (minor defect)	0.2 mm $< \phi \le 0.3$ mm	2	W :Width
2		0.3 mm $< \phi \le 0.5$ mm	1	note2:disregard if out of AA
	(minor defect)	0.5mm< φ	0	
		$\phi \leq 0.15$ mm	disregard	note2:disregard if out of AA
	Black dots dirty dots impurities eye winker	0.15 mm $< \Phi \le 0.25$ mm	2	
3		0.25 mm $< \phi \le 0.3$ mm	1	Ψ
(minor defect)	0.3mm< φ	0	φ	
		φ ≤ 0.1mm	disregard	note1: $\Phi = (L+W)/2$, L=Length,
4	Polarizer prick	0.1 mm $< \Phi \le 0.25$ mm	3	W=Width
4	(minor defect)	φ>0, 25mm	0	note2:the distance between two
		Ψ / 0. Δθιιιιι	0	dots>5mm

3.1.3FPC

NO	Defect item	Criteria		Remark
	Copper screen peel	Copper screen pe	el	
1	(minor defect)		【Reject】	
1				
2	No release tape or peel	No release tape or peel		
2			【Reject】	
	Dirty dot and impurity of FPC	Specification	Allowable	Note1: Cannot have stride
3	for customer using side	Φ ≦ 0.25mm	2	ITO impurities
	(minor defect)	Ф>0. 25	0	

3.1.4Black tape &Mara tape

NO	Defect item	Criteria Remark
	FPC or H/S black tape	1. shift spec:
		1) glue to the polarize
		【Reject】 ↓ ★ ★
1	(minor defect)	2) IC bare 【Reject】 y1
1		2. left-and-right spec:
		1)exceed of FPC edge or Mara tape
		H-S edge [Reject]
		2) IC bare [Reject] Hart Saul

Page 21 of 24 Rev. A00 May 2014

2	No black tape	No black tape	
	(major defect)	【Reject】	
2	Tape position mistake	Not by engineering drawing	
3	(minor defect)		
	Mara tape defect	Peel before pulling the	
4	(minor defect)	protecting film	
		【Reject】	

3.1.5Silicon and Taffy glue

NO	Defect item	Criteria	Remark	
1	Quantity of silicon	Uncover the ITO and circuit area	note: compared by engineering	
	(major defect)	【Reject】		
2	Taffy glue	1.Uncover the reveal copper area Reject	note: if customer has special	
	(major defect)	2.Cover layer 0.3mm(Min)~3.0mm(Max)	requirement, refer to the technical	
		【Reject】	document	
			3.0mm(Max)	
3	Depth of glue covering	Depth of glue covering overtop front	Except of the special requirement	
	(major defect)	Polarizer 【Reject】		

3.2Electrical criteria

NO	Defect item	Criteria	Remark
1	No display	No display	
	(major defect)	【Reject】	
2	Missing line	Missing line	
	(major defect)	【Reject】	
3	Seg-com light and dark	Seg-com light and dark	ND filter 2% test
	(major defect)	【Reject】	
4	No display in immobility	No display in immobility	
	(major defect)	【Reject】	
5	Flicker of Pattern	Flicker of Pattern	
	(major defect)	【Reject】	
6	Mura	ND filter 2%test	
	(major defect)		
7	Over current	Over current	

Page 22 of 24	Rev. A00	May 2014

	(major defect)	【Reject】		
8	Voltage out of specification	Voltage out of		
	(major defect)	specification		
		【Reject】		
9	Pattern blur, error code	Pattern blur, error code		
	(major defect)	【Reject】		
10	Dark light, Flicker	Dark light, Flicker		
	(major defect)	【Reject】		
11	Black/white dots . Dirty	Specification	Allowable	Note1:disregard if out of AA
	dots, eye winker	φ ≦0.15mm	disregard	· · · · · · · · · · · · · · · · · · ·
	(major defect)	0.15 mm $< \Phi \le 0.25$ mm	2	$\downarrow \phi$
		0.25 mm $< \phi \le 0.3$ mm	1	←
		0.3mm< ф	0	ψ
12	Fiber glass crutch Polarizer	₩ ≤ 0.03mm	disregard	Note1:L: Length, W: Width
	scratch/folded	$0.03 \text{mm} < W \le 0.0.05 \text{mm}$	2	Note2: disregard if out of AA
	(major defect)	L≤3.0mm	2	← τ →
		0.05 mm $<$ W \leq 0.1mm	1	
		L≤3.0mm	1	V X
		W>0.1mm;L>3.0mm	0	w

12.Precautions for using LCD modules.

12.1 Safety

- (1)Do mot swallow any liquid crystal ,even if there is no proof that liquid crystal is poisonous.
- (2)If the LCD panel breaks, be careful not to get liquid crystal to touch your skin.
- (3)If skin is exposed to liquid crystal, wash the area thoroughly with alcohol or soap.

12.2Srorang Conditions

- (4)Store the panel or module in a dark place where the temperature is $23\pm5\,^{\circ}$ C and the humidity is below 45 $\pm\,20\%$ RH.
- (5) Store in anti-static electricity container.
- (6) Store in clean environment, free from dust, active gas, and solvent.

Page 23 of 24 Rev. A00 May 2014	
---------------------------------	--

- (7) Do not place the module near organics solvents or corrosive gases.
- (8))Do not crush, shake, or jolt the module.

12.3Handling Precautions

- (9) Avoid static electricity, which can damage the CMOS LSI.
- (10) The polarizing plate of the display is very fragile, please handle if very carefully.
- (11) Do not give external shock.
- (12)DO mot apply excessive force on the surface.
- (13) Bo not wipe the polarizing plate with a dry cloth, as it may easily scratch the surface of plate.
- (14)Do not use ketonics solvent & Aromatic solvent, use with a soft cloth soaked with a cleaning naphtha solvent.
- (15) Do not operate it above the absolute maximum rating.
- (16)Do not remove the panel or frame from the module.

12.4Warranty

The period is within twelve months since the date of shipping out under normal using and storage conditions.

13. Revision history

Version	Revise record	Date
v0.3	Original version (official)	2014-11-21