

Department: - ICT SUBJECT: - VLSI ENROLLMENT: - 92410133038 DATE: - 13-09-2025

NAME: MIRIYAMPALLI ARAVIND


CLASS: 5EK2-A

Title: Design and Implementation of Digital Circuits in Microwind

## 1. 4-Bit Full Adder

A 4-bit Full Adder is designed to generate a 4-bit Sum and is designed by combining four 2-bit Full Adders and the Four bits output along with the Carry Bit.

Circuit Diagrams: -



Truth Tables: -

Input			Output		
Α	В	Cin	Sum	Carry	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

# Logic Equations: -

The sum (S) of the full-adder is the XOR of A, B, and Cin. Therefore,

$$Sum,\,S\,=\,A\,\oplus\,B\,\oplus\,C_{in}\,=\,A'B'C_{in}\,+\,A'BC'_{in}\,+\,AB'C'_{in}\,+\,ABC_{in}$$

The carry (C) of the half-adder is the AND of A and B. Therefore,

$$Carry, C = AB + AC_{in} + BC_{in}$$




SUBJECT: - VLSI


DATE: - 13-09-2025

Department: - ICT ENROLLMENT: - 92410133038

NAME: MIRIYAMPALLI ARAVIND

CLASS: 5EK2-A







Department: - ICT SUBJECT: - VLSI ENROLLMENT: - 92410133038 DATE: - 13-09-2025


NAME: MIRIYAMPALLI ARAVIND

CLASS: 5EK2-A

# 2. 8×1 Multiplexer

The 8×1 Multiplexer is made using 4×1 Multiplexers and 2×1 Multiplexer. We know that 4×1 Multiplexer has 4 data inputs, 2 selection lines and one output. Whereas, 8×1 Multiplexer has 8 data inputs, 3 selection lines and one output.

# Circuit Diagrams: -



# Block Diagram: -




Figure 4 - 8:1 Multiplexer

## Truth Tables: -

	Output		
$S_2$	$S_1$	$S_0$	Υ
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	I <sub>2</sub>
0	1	1	I <sub>3</sub>
1	0	0	$I_4$
1	0	1	I <sub>5</sub>
1	1	0	I <sub>6</sub>
1	1	1	$I_7$



Department: - ICT SUBJECT: - VLSI ENROLLMENT: - 92410133038 DATE: - 13-09-2025


NAME: MIRIYAMPALLI ARAVIND


CLASS: 5EK2-A

# Logic Equations: -

*Y*= *S*2*S*1*S*0*I*0+*S*2*S*1*S*0*I*1+*S*2*S*1*S*0*I*2+*S*2*S*1*S*0*I*3+*S*2*S*1*S*0*I*4+*S*2*S*1*S*0*I*5+*S*2*S*1*S*0*I*6+*S*2*S*1*S*0*I*7

# Screenshots Of Layouts: -





Page no.



Department: - ICT SUBJECT: - VLSI ENROLLMENT: - 92410133038 DATE: - 13-09-2025


NAME: MIRIYAMPALLI ARAVIND

CLASS: 5EK2-A

# 3. 1-bit Magnitude Comparator

A 1-bit magnitude comparator circuit diagram compares two 1-bit binary inputs (A and B) and produces outputs indicating whether A is greater than, equal to, or less than B. The circuit typically uses logic gates like XOR, AND, and NOT gates to implement these comparisons. The output signals would represent the comparison outcomes: A > B, A = B, or A < B.

## Circuit Diagrams: -



The logic circuit of a 1-bit comparator

#### Truth Tables: -

Inputs		Outputs			
В	A	A > B	A = B	A < B	
0	0	0	1	0	
0	1	1	0	0	
1	0	0	0	1	
1	1	0	1	0	

## Logic Equations: -

$$Z = A'B' + AB$$

This is similar to the equation of an EXNOR gate. Hence,

$$Z = A \oplus B$$



SUBJECT: - VLSI

DATE: - 13-09-2025


Department: - ICT


ENROLLMENT: - 92410133038

NAME: MIRIYAMPALLI ARAVIND

CLASS: 5EK2-A

# Screenshots Of Layouts: -







Department: - ICT SUBJECT: - VLSI ENROLLMENT: - 92410133038 DATE: - 13-09-2025


NAME: MIRIYAMPALLI ARAVIND

CLASS: 5EK2-A

# 4. 4-bit Serial-In Serial-Out (SISO) Register

The term "SISO" stands for "Serial-In Serial-Out". The SISO shift register circuit accepts serial data on its input pin and shifts it out serially on its output pin. The number of bits that can be shifted out before the next bit arrives depends on the speed of the clock signal that controls the operation of the shift register. This type of shift register can be used as a buffer between two asynchronous devices that communicate with each other using signals with different frequencies or phases.

## Circuit Diagrams: -



#### **Truth Table:**

Operation of the Shift-right Register					
Timing pulse	$Q_A$	$Q_{\mathcal{B}}$	$Q_{c}$	$Q_D$	Serial output at $Q_D$
Initial value	0_	0 _	0_	0	0
After 1st clock pulse	1	<b>A</b> 0	<b>A</b> 0	<b>^</b> 0	0
After 2 <sup>nd</sup> clock pulse	1	1	0	0	0
After 3 <sup>rd</sup> clock pulse	0	1	1	0	0
After 4th clock pulse	1	0	1	1	1




Department: - ICT SUBJECT: - VLSI ENROLLMENT: - 92410133038 DATE: - 13-09-2025


NAME: MIRIYAMPALLI ARAVIND

CLASS: 5EK2-A

## **Timing Diagram:**



## Screenshots Of Layouts: -






Department: - ICT SUBJECT: - VLSI ENROLLMENT: - 92410133038 DATE: - 13-09-2025

NAME: MIRIYAMPALLI ARAVIND

CLASS: 5EK2-A



## Conclusion:

In this long hour designing session, various digital circuits like a 4-bit Full Adder, 8×1 Multiplexer, 1-bit Magnitude Comparator, and 4-bit SISO Register were successfully designed and implemented using Microwind. The layouts and simulations verified their correct functionality. This experiment helped in understanding the design flow and working of basic digital circuits in VLSI.