# Research and Design of high-security configurable RO-PUF based on FPGA

VEGINATI ARAVIND ECE A,AP19110020044 SRM UNIVERSITY AP MANGALAGIRI,GUNTUR,AP

P.N.V.Koteswararao ECE A,AP19110020011 SRM UNIVERSITY AP MANGALAGIRI.GUNTUR.AP P.Sabari Priya ECE A,AP19110020009 SRM UNIVERSITY AP MANGALAGIRI,GUNTUR,AP A.Sriya ECE A,AP19110020058 SRM UNIVERSITY AP MANGALAGIRI,GUNTUR,AP

G. Satwik ECE A,AP19110020067 SRM UNIVERSITY AP MANGALAGIRI,GUNTUR,AP

Abstract—With the development of electronic equipment, several security concerns have been raised. Due to the lack of reliability and uniqueness of traditional RO-PUF a new configurable R0-PUF is proposed based on the delay characteristics of the ring oscillator. This paper proposes a R0-PUF configurable structure based on R0 grouping. Thereby increases the randomness and complexity of the overall structure. This design makes the configurable R0-PUF more flexible and increases the number of CRP's. Finally the response generated by RO-PUF is subjected to error correction.

This design is implemented in Xilinx's spartan series FPGA chip.

#### Introduction

WITH THE RAPID DEVELOPMENT OF INTEGRATED CIRCUIT TECHNOLOGY AND THE POPULARIZATION OF ELECTRONIC EQUIPMENT, VARIOUS INFORMATION SECURITY ISSUES SUCH AS MALICIOUS INSERTION OF TROJAN HORSE FILES ARE RAISED. IN ORDER TO PROTECT USER DATA AND PRODUCT INFORMATION, ELECTRONIC PRODUCTS' ANTI-COUNTERFEITING ENCRYPTION TECHNOLOGY IS PARTICULARLY IMPORTANT. PHYSICAL UNCLONABLE FUNCTION (PUF) PROVIDES NEW IDEAS FOR SOLVING SUCH INFORMATION SECURITY PROBLEMS. AIMING AT THE LACK OF RELIABILITY AND UNIQUENESS OF THE TRADITIONAL CONFIGURABLE RING OSCILLATOR PHYSICAL UNCLONABLE FUNCTION (ROPUF) DUE TO THE SIMPLE CONFIGURABLE PATH, A CONFIGURABLE RO-PUF IS PROPOSED BASED ON THE DELAY CHARACTERISTICS OF THE RING OSCILLATOR. EASE OF USE

## **RO CONCEPT:**

It is a device composed of an odd number of NOT gates in a ring, whose output oscillates between two voltage levels, representing true or false the NOT gate, or inverters are attached in chains and the output of the last inverter is in feedback of the first.

# RC RO (RECONFIGURABLE RING OSCILLATOR)

In the traditional RO-PUF there is no grouping of RO's involved which raised several security concerns.

In this project we are trying to group the RO's which increases the number of paths by 9 times from the traditional RO-PUF.
Additionally it also increases the randomness.

### **PUF CONCEPT:**

Puf is a physical unclonable function. It is a physical object that produces a physically defined "digital fingerprint" output (response) for a particular input and conditions (challenge) that acts as a unique identification.

# **RO-PUF** principle:

RO-PUF is mainly composed of a ring oscillator, multiplexer, counter, etc.

The data selector MUX receives the output signals of the two ring oscillators and the external input excitation signal of the system.


Then the two counters respectively count the oscillation frequencies of the two ROs in the same time period, and finally output through the comparator.

Oscillation frequency result, the result is logic 1 or 0.

## **DESIGN SECTION:**

In order to increase the complexity of the RO structure and generate a larger number of CRPs, this paper proposes a RO-PUF configurable structure based on RO grouping. In this structure, the ROs in the configurable ROPUF are first divided into several groups. If there are N-ROs in the RO-PUF, the ROs are divided into N/2 groups. The overall structure of the configurable RO-PUF requires that the macro structure of the RO be consistent, that is, the effects of process deviations are excluded. The number and structure of the ROs must be exactly the same.

wire



# HDL CODE AND IMPLEMENTATIONS:

module RO RC(E,S1,S2,S3,S4,S5,S6,S7,Y7);

input E, S1, S2, S3, S4, S5, S6, S7;

output Y7;

```
A1,A2,A3,A4,A5,A6,A7,B1,B2,B3,B4,B5,B6,B7,
Y1,Y2,Y3,Y4,Y5,Y6,Y7;
nand #1 a1(A1,E,A7);
nand #1 a2(B1,E,B7);
MUX 2x1 M1(A1,B1,S1,Y1);
not #1 n1(A2,Y1);
not #1 t1(B2,Y1);
MUX 2x1 M2(A2,B2,S2,Y2);
not #1 n2(A3,Y2);
not #1 t2(B3,Y2);
MUX 2x1 M3(A3,B3,S3,Y3);
not \#1 n3(A4,Y3);
not #1 t3(B4,Y3);
MUX 2x1 M4(A4,B4,S4,Y4);
not #1 n4(A5,Y4);
not #1 t4(B5,Y4);
MUX 2x1 M5(A5,B5,S5,Y5);
not #1 n5(A6,Y5);
not #1 t5(B6,Y5);
MUX 2x1 M6(A6,B6,S6,Y6);
not #1 n6(A7,Y6);
not #1 t6(B7,Y6);
MUX 2x1 M7(A7,B7,S7,Y7)
endmodule
```

# HDL CODE RC ROPUF


module RC\_RO\_PUF(

input E,S1,S2,S3,S4,S5,S6,S7,rst,S8,S9,S10,S11,S12,S13,S 14,

output R

```
);
wire Y7, Q, Y8, Q1;
R0_RC r1 (E, S1, S2, S3,S4,S5,S6,S7,Y7);
counter c1 (Y7, rst, Q);
R0_RC r2
(E, S8, S9, S10, S11, S12, S13, S14, Y8);
counter c2 (Y8, rst, Q1);
comparater Co1 (Q, Q1, R);
endmodule
```

## **RESULTS/WAVEFORMS:**



# **OBSERVATIONS:**

)S1 to S7 are the inputs for first RC RO

2)S8 to s14 are the inputs for second RC RO

3)If the first counter gives output greater than the second counter (a>b) then the comparator gives the response as 1

4)If a <= b then comparator gives the response as 0

## SYNTHESIS REPORT:

Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.							
Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020							
Date	: Sun Nov 21 13:08:22 2021						
Host 64-bit major relea	: LAPTOP-9D840CG3 running ase (build 9200)						
Command RC_RO_PUF_utilizat RC_RO_PUF_utilizat	=						
Design	: RC_RO_PUF						
Device	: 7z020clg484-1						
Design State : Synthesized							

**Utilization Design Information** 

**Table of Contents** 

-----

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes


9. Instantiated Netlists
1. Slice Logic
++
Site Type
Slice LUTs*
LUT as Logic
LUT as Memory
Slice Registers
Register as Flip Flop   2   0   106400   <0.01
Register as Latch
F7 Muxes
F8 Muxes
++
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

# 1.1 Summary of Registers by Type

\_\_\_\_\_


+-----+

| Total | Clock Enable | Synchronous | Asynchronous |



## 2. Memory

-----



++	OUT_FIFO	16   0.00				
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a	IN_FIFO	16   0.00				
FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1	IDELAYCTRL   0   0	4   0.00				
3. DSP	IBUFDS   0   0	192   0.00				
	PHASER_OUT/PHASER_O   0   16					
++	PHASER_IN/PHASER_IN_PHY					
Site Type   Used   Fixed   Available   Util%   ++						
DSPs	ILOGIC   0   0	200   0.00				
++	OLOGIC 0 0	200   0.00				
	++	+				
4. IO and GT Specific	+					
4. IO and GT Specific	5. Clocking					
4. IO and GT Specific ++						
4. IO and GT Specific   ++    Site Type   Used   Fixed   Available   Util%		+				
++   Site Type	5. Clocking+++   Site Type   Used   Fi	ixed   Available   Util%				
+++   Site Type   Used   Fixed   Available   Util%	5. Clocking+	ixed   Available   Util%				
++    Site Type   Used   Fixed   Available   Util%   ++    Bonded IOB	5. Clocking  ++    Site Type   Used   Fither the state of	ixed   Available   Util%				
++    Site Type   Used   Fixed   Available   Util%    ++    Bonded IOB   200   1.50      Bonded IPADs	5. Clocking+  ++    Site Type   Used   Filter  ++    BUFGCTRL	ixed   Available   Util%  + 0   0   0   0				
++    Site Type   Used   Fixed   Available   Util%    ++    Bonded IOB   200   1.50      Bonded IPADs   0   2   0.00      Bonded IOPADs	5. Clocking  ++    Site Type   Used   Final Properties    BUFGCTRL	ixed   Available   Util%  + 0				

BUFHCE	0	0	Ref Name   Used   Functional Category			
BUFR	0	0	++   LUT2			
+++	-+	++	IBUF			
6. Specific Feature			FDRE			
			OBUF			
++++	•	d   Available	++			
+++	+	++	8. Black Boxes			
BSCANE2	0	0				
CAPTUREE2	0	0	++			
DNA_PORT	0	0	Ref Name   Used   ++			
EFUSE_USR	0	0				
FRAME_ECCE2   1   0.00	0	0	9. Instantiated Netlists			
ICAPE2 2   0.00	0	0	++			
STARTUPE2	0	0	Ref Name   Used			
XADC	0	0	++			
+++	+	++				
7. Primitives						
			CONCLUSIONS:			
++	+		(1) We have successfully increased the number			

of CRP's by increasing the paths

(2)We have increased the security by increasing the randomness of the output			a.
REFERENCES:			
https://www.sciencedirect.com/science/article/pii/S187 7050921004920			
<i>A</i> .			
•	[1] [2]		
•	[3]		
•	[4] [5]		
•	[6]		
•	[7]		
•			
•			
•			
II.			
A.			
1)			
2)			
a) b) c)			
c)			
B.			
<i>C</i> .			
a)			
TABLEI.			