MOS TRANSISTOR PRINCIPLES

restriction of the property of the most well a

VLSI

=> VLSI (Very large & cale integration)

is the process of weating and
integrated winners (Ic) by combining
thousands of transistors into a

single chip.

Integrated circuit (Te) is developed which incorporated all the passive (Resistors, capacitars, Inductors) and and active (Transistors) components on to a single chip.

Need for integration:

- 1) To seeduce the bige of the device.
 - a) To improve the speed.
- 3) This integration is classified based on the number of components 09 transistors to be integrated

on a bingle billion dup. 1) SSI (&mall scale Integration). 351 have less than 10 gates ar no. of teausistous due less than 50. Eg: (Gates -> NAD, NOR etc) æ) MSI (medium beale Integration) Ms 1 systems have upto 50 - 500 Gotes in one package on chip and No. of transistors. (100-1000). Eg: (courters, shift Registers, amplifiers, A bit microprocessor) 3) LSI (large scale Integration) LSI & ystems have upto 1000-10,000 transisters integrated on a single ulip Eg: (RAM, ROM, 8 bit microprocessous) 4) VISI (Very large scale Integration) VLSI 3 ysterns incomposi incomposiate 10,000 to 1 million transistors en a bingle pachage. Eg: (16 bit and 3æ bit microprocessore) 5) ULSI (ultera lærge & cale Integration)

In ULSI 1 million to 10 million . transistors can be incorporated in Single parliage.

Eg: (Smoot Genson, Virtual reality machines)

6) GISI (Grant & cale Integration)

More than wo million transistors can se incorporated in this &ystems.

Eg: (Embedded "Lystem)

VISI is a technology in which


1 million transistors can le

fabricated on a single clip.

9: (16 bit and sa dit makesprocessors)

In 1965, "Goodon Moone" og predicted that the no. of transistor on a chip double's every "18 to a4 months" this law is used in Semi conductor industry to guide long term planning and to set targets for research.

Due to increase in no. of transistor range from 1.5 million to 904 million.



Advantages of VLSI:

- => Reduce the size of wount
- => Less expensive
- => Increase in operating speed.
 - > Less power Consumption.
 - > more realility
 - => Occupies relatively smaller area

Applications of VLSI:

- => Computers
- => Automobiles
 - > Voice and data communication
 - => Digital dignal processing
- =) Industry automation.

MOS LOCALC TAMELIES:

=> The MOSFET transister is a service moderate which is widely used for switching and amplifying electronics signals in the electronic devices.

=> The MOSFET is on core integrated vircuit and it can be designed

and forbelicated in a bingle chip because of this voy small siyes. => The MOSPET is a four terminal idevice with some (s), prais (D), Gate (O1), substrate (s) => Mos transistor is called a majority coveris device. The majority carries of an nmos transiston on our electrons. The majority carries are p mos holes. transistor on an n mos gote prais Drain cyali | bource source n mos PMOS MOSFET TYPES: 1) Enhancement type (E MOSFET) 2) Depletion Type (D-MOSFET) jEnhancement type (EmosFET) The transistor requies gate to source voltage (Vois) to

switch the device into ON.

2) Depletion Type (D-MOSFET) The transistor orequires the gate to source voltage (Vers) to switch the device into DFF. 1) n mos Islansistoy 2 Dolain Gate o Lource Tig: n Mas o cyate o Dyain poly bilicon Channel P-bubst nate Tig: NMas Teransistory => In nos Transistor, an nehannel is formed on a p-type substrate of modutate dopping levels. > The source and drain regions national up heavily dopped notype material to form deplection negion.

There two diffusion regions care connected by via metal to the external connected by via metal to the external

> The region lectures two diffused origions was the under origide layer is called channel.

=> This channel provides or nath for the majority coveriers (in electrons) to flow between the source and

Drain.

is deposited over the channel.

TWO modes:

- 1) ENHANCEMENT mode
- 2) DEPLELTION mode.

1) Enhancement mode:

coorent will not flow from source to

Ideain at Vois = 0.

2) Voys is positive:

when Gate is applied with

positive voltage relative to sowne; this
electric field in terms attracts the
electric stowards gate and repells
electrons towards gate and repells
the hales. So more number of


werent flow between sowne to drain.


3) Vous is Negative:

when a negative Voltage is applied to the gate, it altracts the positive charged holes to the segion below the gate. So small amount of aurent flow between sowice to drain.

a) Deplection mode:

A negative voltage makes the device deplected OFF" of the charge naveiers. This is called deplection mode.






c Mas inverter

=> CMOS Envertors are the most widely used invertor in thip design.

=> The emos inverter can be obtained by connecting prios and NMOS transistors in buils.

=) cross operates with very little power and higher speed.



The prior and NMOS transistors were connected by the drain terminal

The Dupply Voltage VDD is given at the bowne of the prior transistors.

at the bowne of the prior transistors.

and ground is connected at nmos bource


=> The input voltage is applied at the gate tourinals of prior and nows gate transistor. and the output voltage is transistor. and the interconnected advain terminal.

Operation:

Vin=0, n Mos = OFF State, P Mos =>0 N State => high output.


Ven=1, nmos=0N state, pmos=> OFF state => low output.

Logie symbol:



Vin=0	N MOS	PMOS ON	Vout=1
Vin =1	N MOS	PMOS OFF	Vout=0

De characteristics:



Actual characteristies of an inverter:

Now


1 2 3 4 Nin

Region A

PMOS - ON nmos - OFF n Mos -> cut off Region Pmos -> Non saturated region Idsn = 0 Idsp = Idsn

Vout = VDD

Therefore withing the land



IDSP -> Source to drain current at

PMOS

PMOS -> ON

n mos -> ON

nmos -> saturation region

Pmos -> Non-daturation region

IDSN = Bn (vgsn - Vtn)

Vgsn \rightarrow Gate to source voltage at nows

Vtn \rightarrow Thrushold Voltage at nones

Vgsp \rightarrow gate to source voltage at Prior

Vtp \rightarrow Thrushold voltage at Prior

Vdsp \rightarrow source Voltage at Prior

Region c: TDP ONOUT

IDP -> Drain everent at PMS
IDn -> Drain wowent at nmos

PMOS -> ON

Pros -> batwation region.

I Dsn =
$$\beta n (Vin - Vtn)^2$$

2

I Dsp = $\beta p (Vin - VDD - Vtp)^2$
 $\beta n \rightarrow Gain & nmos$
 $\beta p \rightarrow Gain & pmos$

Region - D

I Dn | S

Non baturation Region

Pmos $\rightarrow saturation Region$

Pmos $\rightarrow opp$
 $\gamma p \rightarrow \sigma p (Vin - VDD - Vtp)^2$

I Dsp = $\gamma p (Vin - VDD - Vtp)^2$

I Den = Br (Vin-V+n) Vout - Vout bativiation sugren sugien

10 m-ves)

Prios - OFF

nmos - ON

n mos - Non Saturation Region

Prios - cut off region

IDSP =0 Vout =0

- 0				
Region	PMOS.	n mos	output (Vo)	
A	Non-Batwation	cut off region	Vout = VDD	
В	Non pathypation region	saturation region	IDSP = -BP[Ngsp V Vdsp - v2d st	tp)
			IDSn = Bn (Vin- V.	tn)2
c	but wration region	botwation region	Vout is not A	he
D	Saturation	non batruration	Vout = (Vin-V+ n)	
FV	region	Non batwration	Pout =0	D-