

Design of novel processor architectures with photonic interconnect networks

AUTHOR: SREETHYAN ARAVINTHAN

University College London

Supervisor: Professor Robert Killey

SECOND ASSESSOR: DR ZHIXIN LIU

April 21, 2020

A BEng Project Final Report

DECLARATION

I have read and understood the College and Department's statements and guidelines concerning plagiarism.

I declare that all material described in this report is all my own work except where explicitly and individually indicated in the text. This includes ideas described in the text, figures and computer programs.

Name: Sreethyan Aravinthan

Signature: A. Sreethyan

Date: 21/04/2020.....

Contents

1	Intr 1.1	roduct		1 2
	1.1			4
2	Goa	als and	Objective	5
3	The	eory ar	nd Analytical Bases for the Work	6
	3.1	Metho	ods of transmitting data from source to destination	6
		3.1.1	Broadcast-and-select	6
		3.1.2		7
		3.1.3		7
	3.2	Netwo	ork Topology	7
		3.2.1	0 1 00	8
		3.2.2	Star network - Coupler	8
		3.2.3	Star network - Router	9
		3.2.4	Spine-leaf Topology	0
		3.2.5	Chosen Topology	0
	3.3	Optica	al technologies	0
	3.4	Trans	ceiver design for the photonic network	1
		3.4.1	Transmitter for the photonic network	2
		3.4.2	Receiver for the photonic network	3
	3.5	Proces	ssor Architecture	.3
		3.5.1	CISC	4
		3.5.2	RISC	4
		3.5.3	Chosen processor architecture	4
	3.6	Node	architecture	4
		3.6.1	GPP and CP	4
		3.6.2	GPP with interrupts	.5
		363	Chosen node architecture	5

4	Tec	hnical Method	16
	4.1	Overall node architecture	16
	4.2	General Purpose Processor (GPP)	18
		4.2.1 Instruction Set Architecture	18
		4.2.2 Instruction format in machine language	20
		4.2.3 Microarchitecture of GPP	22
		4.2.4 Assembler	25
	4.3	Communications Processor (CP)	26
		4.3.1 Communication protocol	26
		4.3.2 Transferring data from GPP to CP	28
		4.3.3 Retrieving data from the CP to GPP	28
		4.3.4 Microarchitecture of CP	29
	4.4	Microarchitecture of Microprocessor	35
	4.5	Testing	35
5	Res	cults and Analysis	39
	5.1	Results from Simulation	39
	5.2	Synthesis	55
6	Con	nclusion	57
Aj	ppen	dices	62
\mathbf{A}	GP	P	63
В	\mathbf{CP}	1	107
\mathbf{C}	Test	tbenches 1	133
D	Ass	embly programs used for testing	L 41
${f E}$	Ass	embler code	145

Abstract

Data traffic has been exponentially increasing within data centres and high performance computers over the years. In order to accommodate future traffic growth, alternative technologies need to be investigated, as the currently-used electronic packet switching approaches lead to bottlenecks constricting network throughput. Wavelength division multiplexing (WDM) and space division multiplexing (SDM) are two complementary optical technologies to increase link throughputs. Using wavelength and space domains to route signals optically between nodes also offers high flexibility and throughput and low latencies, avoiding the constrictions of electronic packet switched networks. This report describes the specification, design, implementation and testing of a novel microprocessor design, designed to carry out compute operations and communicate and exchange data with a large number of other such compute nodes (on the order of thousands of nodes). The interconnect network considered was a high capacity optical broadcast-and-select interconnect network with a simple ring topology, based on combined WDM and SDM technologies. The microarchitecture of the microprocessor was developed in SystemVerilog and verified using ModelSim. Parts of the microprocessor were experimentally implemented and tested using a field programmable gate array (FPGA). All the simulation and experimental results were successful.

Chapter 1

Introduction

At the core of many services provided by big companies like Google or Amazon [1] are data centres which contain thousands of servers. Over the years there has been an increase in data traffic and to support future demands, the data centre networks interconnecting the servers should be scaleable to support bandwidth and low latency that will be required [2]. Current intra-data centre networks implementations use optical fibre links with electronic switching and have a multi-layer/hierarchical design [2, 3]. In this design the bottom layer contains switches which help connect to the servers or racks; the top layers contain switches that help distribute the traffic [3]. FatTree is an example of such a design [4].

High performance computers are used for more complex computational tasks such as quantum mechanics, drug discovery or climate modelling [5, 6]. A number of techniques to improve high performance computer's performance have been proposed, including employing different computer architectures and increasing parallelism [7]. Supercomputers that use multiple processors working in parallel use Message Passing Interface (MPI). However, the limitations of electronic packet switching leads to the network being congested and packets being lost [6], thus resulting in performance loss in high performance computers.

The data traffic within data centres and high performance computers has been exponentially increasing over the years. In the near future there will be an increase in the number of servers and compute nodes, and the bisection bandwidth for the interconnect networks within data centres and high performance computers will be on the order of hundreds of Tb/s. The ability to switch and route such large data volumes will start to exceed the capabilities of the electronic packet switches which are currently used. Hence to achieve the performance required data centres and high performance computers should not rely on current electronic interconnects as these will not be sufficient without latency, increased complexity and inefficiency

[8].

In order to tackle the problems faced by electronic packet switching, optical routing is a promising technology. It can provide higher bandwidth for transmitting, parallel transmission innately (WDM) and low crosstalk [8]. Since data can be sent on multiple different wavelengths in a single optical fibre, this data must be split according to receive the correct data. There are two main methods Arrayed Waveguide Grating (AWG) and optical tunable bandpass filter. An AWG takes the multiplexed signal at the transmitter and will demultiplex the signal into the individual wavelength that made up the signal. An optical tunable bandpass filter receives a control signal which selects which wavelength to pass through. In this project it is assumed that an optical bandpass filter is used. There are many types of optical bandpass filter, including semiconductor-based devices, ferroelectric liquid crystal Fabry Perot filters, micro machined device and acoustic-optic tunable filters [9]. The fastest tuning filters are semiconductor-based, allowing rapid tuning on the nanosecond time scale.

This project is focused on the design of a novel microprocessor, where tens of thousands of such processors can be interconnected with a high capacity optical broadcast-and-select interconnect network with a simple ring topology, using multiple spatial channels and wavelengths, which is known as space and wavelength division multiplexing (SWDM). Using these two technologies, and the broadcast-and-select operating principle, in which each node has its own unique wavelength/spatial channel on which to transmit data, a large scale network can be implemented, for example, 10,000 nodes, using 100 spatial channels and 100 wavelengths, with each compute node having its own unique SWDM channel, allowing, in principle, almost instantaneous data transmission between any node pair. By avoiding the congestion and delays arising from electronic packet switches sharing low bandwidth communication channels, this concept exploits the massive capacity of space and wavelength division multiplexing to simplify the routing and scheduling of data packets between nodes, increasing throughput and reducing latency.

1.1 Work carried out

Optical routing for data centres and high performance computing has been the focus of much previous research. One proposed approach is a WDM-based Reconfigurable Hierarchical Optical Data Center Architecture (RHODA) [3]. This architecture is a two-level hierarchical and reconfigurable data centre network architecture, designed to tackle varying traffic patterns. This is achieved by using optical space switches and Wavelength Selective Switches (WSSs). It has been

shown that this particular architecture outperforms other architectures such as FatTree and WaveCube. Another approach is a novel Optical Switching Architecture for data centre networks which is discussed in Ref. [1]. The architecture described here aims to be flexible for different traffic patterns and the results from the tests carried out show that this architecture can provide a high bisection bandwidth for the set of traffic patterns.

Optically-routed networks utilise spatial and wavelength domains to route signals at intermediate nodes. A major challenge in maximising the throughput of such networks is optimising the routing wavelength assignment (RWA) algorithm. One such algorithm is based on the Intelligent Water Drops (IWD) [10]. This algorithm was designed for a WDM network and can achieve a lower blocking probability when compared to fixed routing and adaptive shortest routing. Another algorithm was designed for static traffic which will help tackle the RWA assignment issue [11]. The algorithm presented was a new genetic algorithm and the results from the simulation showed that the algorithm performed a bit better than the standard techniques for routing and wavelength assignments.

In contrast to optical routing described above, the method used for transmitting data from the source to destination nodes considered in this project is broadcast-and-select. The destination node uses a tunable receiver, and the challenge with this technique is receiver conflict, with multiple source nodes attempting to transmit to the same destination node simultaneously. This may lead to packets being lost. A proposed solution for this is to use receivers with a conflict algorithm that is based on a learning automata [12]. This solution is proposed for a WDM star network and the results of this implementation show that there is an improvement in performance under the specified protocols [13, 14].

This report focuses on the design of microprocessors suitable for operating in the SWDM broadcast-and-select network. The design philosophy followed was that of RISC. RISC processors employ simple hardware and more complex software to achieve the same tasks a Complex Instruction Set Computer (CISC) processors, but with lower cost and power consumption. An example of a RISC processor is the Microprocessor without Interlocked Pipelined Stages (MIPS) processor. Ref. [15] describes the design of a single clock cycle MIPS processor in VHDL. This work covered the design of the MIPS processor and the simulations of the top-level modules. Another single cycle RISC processor which is based of the open-source RISC-V (RV321) instruction set architecture, with an example of the microarchitecture designed in Verilog described in [16]. The particular processor design described in this paper is modular and can be easily extended. These properties are

very useful for the system that was designed in this project. Both microarchitectures vary but do have similar implementations. However, the microarchitecture design for MIPS [15] is simpler than the microarchitecture for the RISC-V [16].

1.2 Remaining Work

This report introduces the operating principles of the SWDM broadcast-and-select data centre interconnect network, and the specifications of the microprocessors controlling the transmission and reception of data in such networks. It then describes the detailed design, implementation and testing of a RISC microprocessor which was developed for this application in this project, followed by the results from testing the microprocessor.

Chapter 2

Goals and Objective

The main goal of the project was to specify, design, implement and test a micro-processor system which can carry out standard arithmetic and logical operations and conditional and unconditional branching, which is Turing-complete (i.e. able to carry out any program), and is able to communicate with and transfer data to and from a large numbers of other such processors working in parallel, over a space-and wavelength-division multiplexed broadcast-and-select optical ring network. The detailed steps to be taken to achieve this goal were as follows:

- A multi-processor system architecture was to be proposed, based on a novel high-throughput SWDM broadcast-and-select ring interconnect network.
- The optical transceiver design and its interface to the microprocessor were to be proposed.
- The operating protocols of the network were to be specified, including the operation of the control and data planes.
- A Turing-complete Reduced Instruction Set Computer (RISC) processor architecture was to be specified, based on existing designs, in particular the Microprocessor without Interlocked Pipelined Stages (MIPS) architecture
- The microarchitecture, with single instruction per clock cycle operation, was to be designed, implemented in SystemVerilog and its operation simulated
- The code was to be synthesised and loaded onto an Field Programmable Gate Array (FPGA) and then the FPGA was to be tested to confirm the processor operates as designed

Chapter 3

Theory and Analytical Bases for the Work

The aim of this project is to design and test a microprocessor for operation in intra-data centre photonic networks, in which thousands of processing nodes are interconnected with high throughput and low latency.

3.1 Methods of transmitting data from source to destination

There are two methods of transmitting data from source to destination: broadcastand-select and routing and wavelength assignment (RWA). Both methods can behave as a single-hop network or a multi-hop network. A single-hop network transmits the data and it reaches the destination node without turning into an electronic form in-between [17]. However, in a multi-hop network the data will be converted into electronic form at the intermediate nodes [17].

3.1.1 Broadcast-and-select

When setting up a system using broadcast-and-select, the data transmitted by a node will be received by all the nodes in the network. Each node can be equipped with one of the following: a tunable laser and fixed filter or fixed laser and tunable filter or tunable laser and filter. In such a network there is a control plane and a data plane, where there are multiple data channels. Typically the number of data channels is equal to the number of nodes in the network [17]. It is important that there will be no problems when data is received at the destination node on the data plane. An example of such an issue can be considered. If each node is equipped with a fixed laser and a tunable filter and if two nodes transmit to

the same node, then the receiver node can only receive the data from one of the nodes. Thus the data from the other node is lost. In order to mitigate this issue a protocol is implemented on the control plane.

3.1.2 Routing and Wavelength Assignment (RWA)

In this method of transmitting, a node is given a route and a wavelength to transmit on. This wavelength should be fixed from source to destination. However, if wavelength converters are used then different wavelengths will be used throughout the journey from source to destination. For such a problem an aim could be to reduce the number of wavelengths used from source to destination [18]. Another aim instead can be to increase the number of links for a set number of wavelengths from source to destination [18]. This problem can be solved by looking at the routing and wavelength assignments separately [18]. Thus reducing the complexity of the problem.

3.1.3 Chosen method

In this project broadcast-and-select was chosen as the method for transmitting data between the source and destination. This was chosen as we can leverage the very wide bandwidth of SWDM to achieve low complexity node interconnection avoiding congestion at intermediate nodes which occurs with wavelength routing at intermediate nodes.

3.2 Network Topology

Many topologies exist to implement a communications network, including ring, star, mesh and spine-leaf. Each of these topologies have their own advantages and disadvantages. For example, some are better for Local Area Network (LAN) and some might be better for Wide Area Network (WAN). Below is an explanation as to how these topologies work.

3.2.1 Ring topology




Figure 3.1: Ring topology

Figure 3.1 shows how the nodes on a network are connected in a ring topology. In this topology each node is connected to two other nodes only. Connecting each node in such matter allows a packet sent by one node to be received by all other nodes, in a broadcast-and-select operation. The packets can travel either clockwise or anticlockwise. This is referred to as unidirectional. However, if packets travel in this manner and a link is broken then the packet cannot reach all the nodes. Due to this packets can also travel in both directions (bidirectional), and protection switching detects failure and switches to reception of the signals circulating in the opposite direction.

3.2.2 Star network - Coupler




Figure 3.2: Star network with a coupler

Figure 3.2 shows how the nodes on a network are connected in a star network where the centre is a NxN coupler. In this set up, the coupler distributes the data from each node to all the other nodes in the network, independently of the transmitted wavelength. The receiver at each node has a tunable filter which is used to tune to the wavelength that the data was transmitted at.

3.2.3 Star network - Router




Figure 3.3: Cyclic AWG

For an N×N Arrayed Waveguide Grating (AWG) wavelength router there are N input ports and N output ports. Each of the input ports have WDM signals on N different wavelengths [19]. From a single input port one wavelength is passed to each output port [19]. The connections from each input port to each output port are made based on the wavelength, as shown in the figure [19].




Figure 3.4: Star network with a router

Figure 3.4 shows how the nodes on a network are connected in a star network in which the centre operates as a wavelength router. In this set up the router will receive the data at a certain wavelength and routes the data to the receiver that can accepts data at the same wavelength. This can be done via an AWG hub router [20]. The transmitter at each node will have a tunable laser which will allow the packets to be sent with different wavelengths.

3.2.4 Spine-leaf Topology




Figure 3.5: Spine-leaf topology

Figure 3.5 shows how the nodes on a network are connected in a spine-leaf topology. In this topology there are two layers. The spine layer and the leaf layer. In the leaf layer each switch is connected to multiple servers. Each switch in the spine layer is interconnected with each switch in the leaf layer. This way any server can communicate to any other server.

3.2.5 Chosen Topology

In this project the ring topology was chosen as the method to connect all the nodes together. This was because this network can be bi-directional. Therefore, if there is a break in network then the opposite direction can be used to send the data.

3.3 Optical technologies

WDM technology allows multiple optical signals with different wavelengths to be multiplexed onto a single optical fiber and then demultiplex this signal at the receiver to recover the individual wavelengths that were transmitted.

SDM technology allows multiple optical data signals to be transmitted and received simultaneously because each signal will be given a separate spatial channel. This can be achieved using, for example, multiple optical fibres, each with a single core, or using one or more multi-core fibres.

Combining the above two technologies, and allocating a unique SWDM channel for transmission from each processing node, a network with 100 spatial channels and 100 wavelengths realised which allows the interconnection of up to 10,000 nodes, with each node on the network will have a dedicated wavelength and spatial channel.

3.4 Transceiver design for the photonic network




Figure 3.6: Design for photonic transceiver. S/P - serial to parallel conversion. P/S - parallel to serial conversion

Figure 3.6 shows the design of the transceiver at a node for the photonic network. Below are explanations as to how the transmitter and receiver will be designed using the optical technologies explained above.

3.4.1 Transmitter for the photonic network




Figure 3.7: Design for photonic transmitter

Figure 3.7 shows the design of the transmitter at a node for the photonic network. The laser emits light at a specified wavelength, e.g. λ_1 for this node. The output of the laser is connected to an optical intensity modulator. This will transmit the binary data that was given as an input. The output of the optical intensity modulator is varied between high and low levels, encoding the data as binary 1 and 0, respectively. This data on wavelength λ_1 that has already circulated around the ring is removed using a band-stop filter. The output of the modulator is multiplexed with the other signals that pass by the node. The output of the multiplexer will then be going to the next node with all the other fibres.

3.4.2 Receiver for the photonic network




Figure 3.8: Design for photonic receiver

Figure 3.8 shows the design of the receiver at a node for the photonic network. All the fibres will be connected to the optical space switch via a 90/10 coupler. This means that only 10% of the power will be given to the optical space switch. The optical space switch has a control signal which comes from a control unit which is analog. This control signal selects which of the spatial channels will be passed to the output of the optical space switch. The output will be connected to the tunable optical band-pass filter. Since this filter is tunable it receives an analog control voltage from the control unit. This signal determines which wavelength is selected for reception at the node. The resulting signal is incident on a photodetector which converts the optical signal into an electrical signal. This electrical signal is connected to the communications processor which carries out serial to parallel conversion. The resulting data is the packet that has to be processed by the processor.

3.5 Processor Architecture

There are many types of computer architectures available. These include Complex Instruction Set Computer (CISC), RISC, One-Instruction Set Computer (OSIC) and Zero Instruction Set Computer (ZSIC). Each has its own advantages and disadvantages. However, the two processor architectures that were under consideration for this project were CISC and RISC. Below an explanation as to what each processor architecture is and which processor architecture was used for the project.

3.5.1 CISC

This processor architecture consists of many instructions, where each instruction has different widths and each instruction does not take the same number of clock cycles. This is feasible since the hardware implementation is complicated for this processor architecture. Due to the large number of instructions available there are a lot of instructions that can access the memory (RAM). There are some instructions that can read and write to memory. In such architectures there are not many registers, but they are specialised. In addition to all this there are multiple addressing modes. Examples of CISC processor architectures are Intel x86, Zilog Z8000 and Freescale 9S12.

3.5.2 RISC

This processor architecture does not have many instructions, however, each instruction's width is fixed and each instruction requires a single clock cycle to execute. This leads to a less complex hardware implementation. This means that more lines of code are required to achieve a similar program that will run on a CISC architecture. Due to the hardware complexity of RISC there are not many instructions that can access the memory and there are no instructions that can read and write to memory. Unlike CISC, this architecture provides a lot of general purpose registers but fewer addressing modes. Examples of RISC processor architectures are MIPS, ARM and MSP430.

3.5.3 Chosen processor architecture

In this project the RISC processor architecture was chosen. This was due to the simplicity of this processor architecture which is easier and quicker to implement. The RISC architecture also has a better power performance than CISC.

3.6 Node architecture

There were multiple approaches for the node architecture. However, the only two that seemed feasible were a GPP and CP linked together or a GPP that uses interrupts. Below an explanation as to what each node architecture is and which node architecture was used for the project.

3.6.1 GPP and CP

The node composes of a GPP and a CP. The GPP is Turing complete. Thus this should be able to execute any program. The CP is responsible for pinging a node

to transmit data, if there is any data to send. In addition to this, this processor is responsible to respond to any pings such that data can be received. These pings are managed by the control plane and the data plane is responsible for transmitting and receiving data. The transmitted data is saved in the transmitter's RAM and the received data is saved in the receiver's RAM. The output of the GPP's RAM is connected to the input of the transmitter's RAM. Similarly, the output of the receiver's RAM is connected as one of the inputs to the GPP's RAM. These are the two links that are used to connect the GPP and CP.

3.6.2 GPP with interrupts

In this node architecture the node has a GPP only, which is Turing complete. In this system the communications system is implemented via interrupts. This means that the workings of the control plane and data plane will be done via interrupts. For example a ping to transmit data will be done via an interrupt and the response to this ping will be received and the processor will register it via an interrupt. Then depending on the response the data will be transmitted. If the data is transmitted then this will be done via an interrupt as well. During these interrupts the main program will not be executing. Rather the interrupt service routine for each of these interrupts will be executing.

3.6.3 Chosen node architecture

In this project the GPP and CP was chosen for the node architecture. This architecture has a dedicated CP which will be more efficient at transmitting/receiving data as this is the sole purpose of that processor. The GPP with interrupts will not be as efficient as there will be cycles being wasted that handle interrupts instead of executing the main code.

Chapter 4

Technical Method

4.1 Overall node architecture

As described in subsection 3.6.3 the node architecture chosen employs a Turing-complete general purpose processor (GPP) for compute and a separate communications processor (CP) to handle communications with other processor nodes in the network.




Figure 4.1: Data transfer between GPP and CP

Figure 4.1 shows the interconnection between the GPP and the CP for data transfer. The orange line indicates the data transfer from GPP to CP, provided the correct control signals are applied. The red line shows the transfer from CP to GPP, provided the correct control signals are applied. The remainder of this chap-

ter focuses on the implementation of the GPP and CP and their interface. A section exists which covers all the testing that was carried out to confirm that the system works as specified.

4.2 General Purpose Processor (GPP)

4.2.1 Instruction Set Architecture

Table 4.1: Instruction set architecture for the microprocessor that is going to be designed

Instruction	Name	Action	Opcode
ld regX, regY	load	regY = regX	000000
str regX, regY	store	*regX = regY	000001
add regX, regY	add	regY = regX + regY	000010
sub regX, regY	sub	regY = regX - regY	000011
and regX, regY	and	regY = regX & regY	000100
or regX, regY	or	regY = regX - regY	000101
mov regX, regY	move	regY = regX	000110
cmp regX, regY	compare	regX == regY	000111
jz #label	jump if zero	if(ZF == 1) pc = #label	001000
jmp #label	unconditional jump	pc = #label	001001
movi regX, #immediate	move immediate	regX = #immediate	001010
addi regX, #immediate	add immediate	regX = regX + #immediate	001011
subi regX, #immediate	sub immediate	regX = regX - #immediate	001100
andi regX, #immediate	and immediate	regX = regX & #immediate	001101
ori regX, #immediate	or immediate	regX = regX - #immediate	001110
push regX	push	sp = sp + 1 && *sp = regX	001111
pop regX	pop	regX = *sp && sp = sp - 1	010000
call #label	call subroutine	pc = #label	010001
return	return from subroutine	pc = *sp	010010
jb #label	jump below	if(CF == 1) pc = #label	010011
jbe #label	jump below equal	if(CF == 1 or ZF == 1) pc = #label	010100

ja #label	jump above	if(CF == 0 and ZF == 0) pc = #label	010101
jae #label	jump above equal	if(CF == 0) pc = #label	010110
jg #label	jump greater	if(SF == OF and ZF == 0) pc = #label	010111
jge #label	jump greater equal	if(SF == OF) pc = #label	011000
jl #label	jump less	if(SF != OF) pc = #label	011001
jle #label	jump less equal	if(SF != OF or ZF == 1) pc = #label	011010
cbt	compare before transfer	if(trf == 1)	011011
trf	transfer	$data_memory = tx_RAM$	011100
pr	pause recevier	retrieve = 0	011101
cbr	compare before retrieving	if (rtr == 1)	011110
rtr	retrieve	$rx_RAM = data_memory$	011111
rr	resume retrieve	retrieve = 1	100000

Table 4.2.1 shows the instruction set architecture that was implemented for the GPP in this project. This set was designed to contain simple and/or basic instructions, not advanced/complex instructions. This microprocessor is classified as a Reduced Instruction Set Computer (RISC).

4.2.2 Instruction format in machine language

The equivalent machine code for the instructions specified in Table 4.2.1 will now be described. There are three types of instructions:

- Simple 16-bit instructions
- Immediate instructions
- Jump instructions

Simple 16-bit Instructions

These are instructions which take up a single address in ROM and are 16-bits wide. These instructions include ld, str, add, sub, and, or, mov, cmp, push, pop, return, cbt, trf, pr, cbr, rtr & rr.

For example the move instruction in assembly has the following format mov regX, regY. Starting from the Most Significant Bits (MSBs) the instruction is formatted with the opcode of mov followed by the machine code of operand 1 and then operand 2. In this scenario the opcode is 000110. The machine code of regX is XXXXX and regY is YYYYY. Since regX and regY can be any register available it has been assigned XXXXX and YYYYYY respectively to refer to the general case. Therefore, the machine code equivalent of mov regX, regY is 000110XXXXXYYYYYY. The opcode is 6-bits wide and both of the operands are 5-bits wide. Therefore, the instruction is 16-bits wide.

Not all of the instructions which are classed as simple 16-bit instructions have 2 operands. For example push, pop, etc. For these instructions the missing operand is given a default value of 00000, which is equivalent to the 1st register in the register file (reg0).

Immediate Instructions

These are instructions which take up two consecutive addresses in ROM and both are 16-bits wide. These instructions include movi, addi, subi, andi, & ori.

To understand the format of the instructions in machine code the following example can be considered movi regX, #immediate. The 6 MSBs of the lower address is equal to the opcode of the instruction. The 10 Least Significant Bits (LSBs) for this address is equal to the first operand repeated twice. The higher address takes the binary equivalent of the immediate provided by the programmer. This is because an immediate is just a number e.g. 10, -10. Therefore, this needs to be converted to binary and stored in that higher address. This shows that the immediate value can take a 16-bit value.

Jump Instructions

These are instructions which take up two consecutive addresses in ROM and both are 16-bits wide. These instructions include jz, jmp, call, jb, jbe, ja, jae, jg, jge, jl & jle.

To understand the format of the instructions in machine code the following example can be considered jmp #label. The 6 MSBs of the lower address is equal to the opcode of the instruction. The 10 LSBs are equal to zero. The higher address is equal to the binary equivalent of the label. This value is the address that the code will jump to if the condition for the jump instruction is met.

4.2.3 Microarchitecture of GPP




Figure 4.2: Microarchitecture for the GPP

The above microarchitecture is for the instruction set defined in Table 4.2.1, and is based on the microarchitecture for the single-cycle MIPS processor in [21]. Below, the lower-level modules that make up the GPP are highlighted and their operation explained.

Arithmetic Logic Unit (ALU)

The purpose of this component is to carry out basic arithmetic and logical operations which are add, sub, and & or. This component has three inputs in total. Two of the inputs are the data on which the operation will be applied on. The final input controls what operation to carry out. This component has a single output which is the result after applying the operation on the two data inputs. Refer to Listing A.1 in the appendix for the code.

ALU advanced

The purpose of this component is to do basic arithmetic and logical operations which are add, sub, and & or. In addition to this four flags are updated after each

operation which are useful for determining if a jump should take place. These flags are the zero flag, sign flag, overflow flag and carry flag. This component has three inputs in total. Two of the inputs are the data on which the operation will be applied on. The final input controls what operation to carry out. There are 5 outputs from this component. One of the outputs is the result after applying the operation on the two data inputs. The other four outputs correspond to the value of the flags after the operation has been carried out. Refer to Listing A.2 in the appendix for the code.

Control Unit

This component will set the appropriate control signals depending on the opcode of the instruction. The input to this component is the opcode. The output are all the available control signals on the processor. Refer to Listing A.3 in the appendix for the code.

Data Memory

This component is used to hold variables, register values during an interrupt or return addresses when a program is being executed. There are four inputs to this component which include a clock signal, address to read form or write to, data to be written and a write enable. There is a single output which corresponds to the data read from the address value at the address input. Refer to Listing A.4 in the appendix for the code.

Flags Register

This is a register which has an enable signal. The value at the input will propagate if and only if it is a positive edge of a clock and the enable signal is high. Refer to Listing A.5 in the appendix for the code.

General Purpose Register File

This component has an array of registers to which the program running on the GPP can read from or write to. These registers hold temporary values when doing some computation. There are two inputs which are addresses used to access one of the registers. The data at the addresses given by these two inputs are given as two outputs. Another input address exists to write to one of the registers at any given time and the data is given as an input. There is a write enable signal which allows the data to be written if it is high and it is the positive edge of the clock. There is also another data input and write enable signal. These two inputs are for the 1st register in the array of registers only as this is dedicated as the stack

pointer. In addition to this there is a clock signal. Refer to Listing A.6 in the appendix for the code.

Instruction Memory

This component holds the machine code that will run on the GPP. This contains two inputs which are both addresses. There are two outputs which correspond to the data at the addresses given at the input. Refer to Listing A.7 in the appendix for the code.

Jump Logic

This component is used to indicate if a jump should take place or not. The inputs will be the zero flag, overflow flag, sign flag and carry flag. In addition to this there will be other control signals which correspond to the different types of jumps that can take place. Including jump if zero and unconditional jump, this logic also supports jumps after comparing data as signed or unsigned numbers. Table 4.2 and Table ?? shows the conditions that have to be met by each jump instruction for unsigned and signed numbers respectively. The output of this module is binary indicating if a jump should take place or not. Refer to Listing A.8 in the appendix for the code. The logic is based off of the x86 architecture.

Instruction	Condition
jb (jump below)	carry flag = 1
jbe (jump below equal)	carry flag = 1 or zero flag = 1
ja (jump above)	carry flag = 0 or zero flag = 0
jae (jump above equal)	carry flag = 0

Table 4.2: Conditions that have to be met for the following jump instructions to take place when comparing unsigned numbers

Instruction	Condition	
jg (jump greater)	sign flag = overflow flag and zero flag = 0	
jge (jump greater equal)	sign flag = overflow flag	
jl (jump less)	sign flag \neq overflow flag	
jle (jump less equal)	sign flag \neq overflow flag or zero flag = 1	

Table 4.3: Conditions that have to be met for the following jump instructions to take place when comparing signed numbers

Multiplexer

This component will take N inputs which are M-bits wide and select one of the inputs via a control signal. Refer to Listing A.9 in the appendix for the code.

Register

This component will behave as an asynchronous register. Refer to Listing A.10 in the appendix for the code.

Datapath

This describes how the components should be connected together for data processing. Refer to Listing A.11 in the appendix for the code.

4.2.4 Assembler

An assembler was written (in the C language) for the general purpose processor. Its functionality is described below.

The assembler takes as many files as specified. This is useful if there are some functions which are used repeatedly in multiple different programs, e.g. division. These functions can be saved in a single file and can be included in different programs. All the input files are combined in the order in which the files were submitted and saved in a file called combined.asm.

After this the comments are removed from this file. In this standard the ';' is used as the delimiter for a comment. Once each line is parsed for comments and removed if present, the result is saved in a comment-free file called no_comments.asm. Upon completing this the assembler will go through the code in no_comments.asm and replace all the labels with their effective addresses. This is achieved by parsing the no_comments.asm to find out all the labels present in the code and what the effective address's of each label is. Then the file is parsed again from the beginning by checking if the particular instruction has a label and if so replacing it with the effective address. This result is saved in a file called no_labels.asm. If the line that is being parsed in the no_comments.asm is a label (e.g. print:) then ignore the line and proceed to the next line.

Once this is done the code that remains will be comment free with effective addresses for all labels that were present in the instructions. The final step is to simply go through each line and convert the opcode, operand, immediate values and effective addresses to machine code. Once this is done for each instruction it

should be saved in a file with extension .mem. This is important as the simulation software ModelSim can only load any machine language programs if it is has the .mem file extension. Finally, the assembler gives all the resources back to the Operating System (OS) that were allocated during run-time and deletes all the temporary files that were created to convert the assembly code to machine code. Refer to E in the appendix for all the code that was used to design the assembler.

4.3 Communications Processor (CP)

4.3.1 Communication protocol

Each node is equipped with a control plane transceiver. The network employs one channel for the control plane, on which the transceivers can all transmit and receive, each using its control plane transceiver. The nodes share transmission time on this channel using a round-robin time division multiple access (TDMA) scheme, with each node's control plane receiver detecting all packets transmitted on this channel. Communicating on this control channel allows node-pairs to agree on the timing of data transmission. A source node can 'ping' another node to which it wishes to send a data packet (the destination node), and subsequently receives a response from that node indicating whether it is available to receive that data packet (this will depend on whether its data plane receiver is already engaged receiving data transmitted from elsewhere). If it is available, it switches its data plane receiver to the source node's channel, and the source node sends its packet. Due to the relatively small amount of information needed to be sent between nodes over the control channel, it is possible for a large number of nodes to share a relatively low bandwidth control plane using TDMA. The details of the protocol are explained in the remainder of this section.

To determine whether there is data to be sent by a node, the stack pointer of this node's CP transmitter RAM is compared to zero. If the stack pointer is zero then the RAM is empty and there is nothing to send. If the stack pointer is not zero then it is not empty and there is data to be sent.

Each packet in the TDMA control channel contains 32 bits. If there is data required to be sent from a source node, then the structure of this packet is such that the 16 MSBs is set to the destination node id and the 16 LSBs are equal to the source node id.

All other nodes in the network receive the packet, and the destination node with the id corresponding to the code in the packet takes appropriate action. It first checks if it is already in engaged in receiving data on the data plane. If this is the case, then on the control plane the destination node sends an acknowledgement packet with the source node id as the 16 MSBs and 0x0000 as the LSBs, indicating to the source node that it is busy and not currently available to receive its data. If the destination node is not busy, then on the control packet the 16 MSBs is equal to the source node id and the 16 LSBs is equal to 0xFFFF. In preparation for receiving the data, the destination node converts the 16-bit source node id code to analogue voltages (via lookup tables and digital-to-analogue converters) to the required values for the data receiver to select the source node's dedicated channel (through tuning the bandpass filter and setting the optical space switch). Note the source node id came with the packet that pinged the destination node.

The source node receives the response from the destination node. If the 16 LSBs of this packet are all equal to 0x0000, this indicates that the destination node is busy receiving data from another another node. Therefore, the source node does not send the data on the data plane, but waits and tries again at the next opportunity. If the 16 LSBs are equal to 0xFFFF, indicating to the source node that the destination node is free to receive data, it waits for a period of time (a few microseconds) to allow the destination node receiver to select the correct spatial/wavelength channel, then sends the data on the data plane. The number of packets that it sends on the data plane is fixed to 5 - where each packet is 4 bytes. The destination node receives the data and it saves it in the CP's receiver RAM, to be transferred to the general purpose processor. A simple change to the programming of the CP can be carried out to adjust the size of the number of packets to achieve the optimum throughput for a given network or application.

The theoretical maximum possible frequency that the processor can operate at can be calculated. This is done by finding out the time taken for a packet to be transmitted and take the inverse to get the frequency. Using the fact that the transceiver rate is 100 Gbs⁻¹ and each packet is 32-bits, the time taken can be calculated as follows

$$t_{32} = \frac{32}{100 \times 10^9} = 0.32 \text{ ns} \tag{4.1}$$

From this it is clear that the theoretical maximum possible frequency is $f_{32} = 3.125 \times 10^9$ Hz. This means that the clock speed of the microprocessor can be set to 3×10^9 Hz which is feasible by modern technology. From this the serial data rate is 32×3 GHz = 96Gbit/s.

4.3.2 Transferring data from GPP to CP

A flag is output from the control plane which indicates if data can be transferred from the GPP to the CP. This flag is connected to one of the inputs of the ALU. The flag is set to 1, if the minimum number of clock cycles to transfer the data is present and if no data is being transmitted on the data plane. This second point is important because if data is being transmitted the stack pointer will get modified as the data is sent one after another. Therefore, in this case the stack pointer modified by the data plane. When data is transferred from the GPP, it will also be modify the stack pointer. Hence two resources will modify the value and the data will not be saved safely. Which is why it is important for the data plane not to transmit. If the conditions are not met then the flag is set to 0. To see if the flag is set the second input available at the ALU is used and the subtraction operation is carried out. This entire operation is done by a single instruction, cbt.

In addition to carrying out the above operation this instruction will set the appropriate flags. The only one that is important in this case is the zero flag. If this is set then data can be transferred. This is done via a single instruction called trf. Since fixed packets are being sent, which are of size five, the instruction needs to be called five times. If the zero flag is not set then do not transmit. To see if the zero flag has been set or not jump instructions can be used. Below is a sample assembly code indicating how this can be done. Note before running this code all the data needs to be pushed onto the GPP's RAM.

```
cbt # compare to see if data can be transferred
jz transfer # if zero then data can be transfered
jmp exit # if not then do not transfer
transfer:
trf
trf
trf
trf
trf
trf
trf
exit:
```

Listing 4.1: Sample assembly code showing how to transfer data between GPP and CP

4.3.3 Retrieving data from the CP to GPP

To achieve this the CP needs to be paused from saying yes to any pings during this period. This is done via a flag that will be controlled from the GPP. The instruction pr, does this job. After this it is important to check if the data plane is receiving any data. Again for the same reason identified in subsection 4.3.2, data has to be written safely. The CP will output a flag to indicate this. This flag will be connected to one of the inputs of the ALU. The flag will be set if the data plane is receiving data. Otherwise it will be set to 0. To see if the flag is set the second input available at the ALU is used and the subtraction operation is carried out. This entire operation is done by a single instruction, cbr.

In addition to carrying out the above operation this instruction will set the appropriate flags. The only one that is important in this case is the zero flag. If this flag is set then the data plane is receiving data and the data should not be retrieved. If this flag is not set the data can be retrieved. This is done via a single instruction called rtr. After this the CP should be allowed to say yes to pings. This can be done using the rr instruction. Below is a sample assembly code indicating how this can be done.

Listing 4.2: Sample assembly code showing how to retrieve data from the CP to the GPP

4.3.4 Microarchitecture of CP




Figure 4.3: Microarchitecture of CP

Variable name	Explanation	Bit-width
control_rx_packet	This is the packet that will	32
	be received on the control	
	plane	
enable_rtr	This is a control signal that	1
	will allow the GPP to re-	
	trive data from the CP if it	
	is possible	
gpp_rtr_cp	This is a control signal that	1
	pauses rx from GPP so that	
	GPP can retrive data from	
	rx RAM	
data_rx_packet	This is the packet that is re-	32
	ceived on the data plane	<u> </u>
gpp_rtr_dp	This is a control signal	1
9PP-101-4P	which indicates the data	_
	plane to modify the stack	
	pointer. Since the values are	
	stored in a stack data struc-	
	ture, the value at the top of	
	the stack is sent to the GPP	
	from the DP reciever	
gpp_trf_dp	This is a control signal	1
gpp_ti1_up	which tells the data plane	
	_	
	transmitter that data is go-	
	ing to be transferred from	
	the GPP to the data plane	
	transmitter This is the added that will be	1.6
gpp_tx_data	This is the data that will be	16
	transferred from the GPP to	
	the data plane transmitter	
	RAM	22
control_tx_packet	This is the packet that is	32
	transmitted on the control	
	plane	10
data_rx_node_id	This is the value that is	16
	sent to a control unit which	
	sets the wavelength/spatial	
	channel of the receiver	

data_rx_flag	This is used to show the	1
	control plane if data is being	
	received on the data plane.	
	Thus the control plane will	
	not say yes for another ping	
	if set. This is also a flag that	
	is used by the GPP to see if	
	it can retrieve data from the	
	data plane receiver	
gpp_trf_cp	This is a flag that is used	1
	by the GPP to transfer data	
	from the GPP RAM to	
	the data plane transmitter	
	RAM	
RAM_rx_data_out	This shows the data that	16
	is outputted from the data	
	plane receiver. It will be	
	connected to the RAM of	
	the GPP via a multiplexer	
data_tx_packet	This is the packet that	32
	is transmitted on the data	
	plane	

Table 4.4: Explanation of the variable names in Figure 4.3

Figure 4.6 is an image of the microarchitecture for the CP. It shows how the control plane and the data plane are connected. Refer to Listing B.5 in the appendix for the top-level code. Below the lower-level modules that make up the CP will be highlighted and explained as to how they work.

Control Plane

The control plane implements the protocol described in subsection 4.3.1 and the techniques described for transferring and retrieving data between the GPP and CP (subsection 4.3.2 and subsection 4.3.3). Since the description of the protocol is stated, a behavioural model was adopted when implementing this subsystem. Refer to Listing B.1 in the appendix for the code.

Data Plane TX




Figure 4.4: Microarchitecture of data plane transmitter

Variable name	Explanation	Bit-width
CLK	The clock for the system	1
gpp_trf_dp	This is a control signal	1
	which tells the data plane	
	transmitter that data is go-	
	ing to be transferred from	
	the GPP to the data plane	
	transmitter	
gpp_tx_data	This is the data that will be	16
	transferred from the GPP to	
	the data plane transmitter	
	RAM	
data_tx_flag	This is a flag which indi-	1
	cates if the node is transmit-	
	ting data on the data plane	
data_tx_complete_flag	This flag will reset the	1
	data_tx_flag. The value for	
	this is sent from the data	
	plane transmitter	
data_tx_packet	This is the packet that	32
	is transmitted on the data	
	plane	
RAM_tx_data_out	This input has the value	16
	equal to the top of the RAM	
	of the data plane tx RAM	

sp_tx_mux_control	This chooses the correct 2	
	stack pointer value for the	
	next clock cycle	

Table 4.5: Explanation of the variable names in Figure 4.4

Figure 4.4 shows the microarchitecture of the data plane transmitter. The TX logic component is a behavioural model that makes sure that only 5 packets are sent on the data plane. In addition the logic makes sure that a flag is set when the 5 packets are sent on the data plane. This allows the transmit flag from the control plane to be reset and send a ping if there is any data to be sent. The remaining components take care of controlling the stack pointer, this is when data is transferred by GPP or when data is sent on the data plane. Refer to Listing B.2 in the appendix for the code.

Data Plane RX




Figure 4.5: Microarchitecture of data plane receiver

Variable name	Explanation	Bit-width
CLK	The clock for the system	1
data_rx_packet	This is the packet that is re-	32
	ceived on the data plane	

RAM_rx_data_out	This shows the data that	16
	is outputted from the data	
	plane receiver. It will be	
	connected to the RAM of	
	the GPP via a multiplexer	
data_rx_complete_flag	This flag will reset the	1
	data_rx_flag. The value for	
	this is sent from the data	
	plane receiver.	
sp_rx_mux_control	This chooses the correct	2
	stack pointer value for the	
	next clock cycle	
rx_enable	This will chose the right	1
	stack pointer.	

Table 4.6: Explanation of the variable names in Figure 4.5

Figure 4.5 shows the microarchitecture of the data plane receiver. The RX logic component is a behavioural model that makes sure that a flag is set once 5 packets are received. This allows the receive flag at the control plane to be reset and to accept a future ping. The remaining components take care of controlling the stack pointer, this is when data is retrieved by GPP or when data is received by the data plane receiver. Refer to Listing B.3 in the appendix for the code.

Data Plane

This instantiates the data plane transmitter and receiver and creates the overall data plane system. Refer to Listing B.4 in the appendix for the code.

4.4 Microarchitecture of Microprocessor




Figure 4.6: Microarchitecture for the specified instruction set

Figure 4.6 is an image of the microarchitecture for the microprocessor that was being designed for this project. It shows how the GPP and CP will be connected. Refer to Listing B.6 in the appendix for the top-level code.

4.5 Testing

Simulation

ModelSim is used to carry out simulations by writing different testbenches.

Low-Level Modules

The lower-level modules were tested by writing testbenches. The testbench makes sure if the module works as designed. Since these modules are quite simple they were tested for all possible inputs and the testbenches were designed to be self-checking with testvectors. This makes it easier to test the module as no manual checking had to be done on the results produced. The only exception to this

method of testing were the datapath and all the communications processor modules. For these modules a simple testbench was written which made the analysis of the results easier, like seeing if flags were set at appropriate times.

GPP

To test the GPP a simple test bench was written. This testbench simply instantiated the GPP and reset it. Refer to Listing C.1 in the appendix for the testbench. When the GPP was simulated different assembly programs were written. Initially simple programs were written to check if the instructions work, like loops and conditional jumps. From this slightly more complicated programs were written and simulated. Below are the key programs that were simulated (complexity increases down the list):

- Use the move instruction to go through the Fibonacci sequence. Refer to Listing D.1 in the appendix for the code.
- Use the stack instructions to go through the Fibonacci sequence. Refer to Listing D.2 in the appendix for the code.
- Division Instruction does not exist, therefore, a software implementation. Both the quotient and remainder will be saved in separate registers. Simulation was done twice. Once remainder is zero and once when remainder is not zero. Refer to Listing D.3 in the appendix for the code.
- Check if a number is a prime number or not. Refer to Listing D.4 in the appendix for the code.

Note Adding zero to the register that contains the result allows the result to be viewed on the timing diagram, provided one of the signals is the output of the GPP's ALU. The division and prime number algorithms have more instructions to execute. Therefore, by placing this add instruction in a loop and running the simulation to a later time, the results can easily be seen as they will always be repeating, provided the main algorithm has finished executing.

\mathbf{CP}

To test the CP two simple testbenches were written. One testbench was for checking the transmitter and the other was to check the receiver.

The transmitter testbench instantiated the CP. Default environment values like node id and maximum number of nodes in the network were set and the device was reset. A packet was transferred every clock cycle for 5 clock cycles. This was

to put data in the transmitter's RAM and to simulate transfer of data from GPP to CP. A delay was added to give the processor the opportunity to ping the node. The response to the ping was hard-coded in the testbench since the processor alone was simulated. From this response the processor either should send the packets or not. Refer to Listing C.2 in the appendix for the testbench.

The receiver testbench instantiated the CP. Default environment values like node id and maximum number of nodes in the network were set and the device was reset. A packet was hard-coded so that it was received on the control plane which acted like a ping. Then control signals were hard-coded to see if the data can be retrieved. This allowed the simulation of retrieving data from CP to GPP. Refer to Listing C.3 in the appendix for the code.

Microprocessor

To test the microprocessor two simple testbenches were written. One testbench was for checking the transmitter and the other was to check the receiver.

The transmitter testbench instantiated the microprocessor. Default environment values like node id and maximum number of nodes in the network were set and the device was reset. An assembly program was written which pushed data onto the GPP's RAM and transfer that data to the transmitter's RAM. From this a ping was sent. The response to the ping was hard-coded in the testbench since the processor alone was simulated. From this response the processor either should send the packets or not. Refer to Listing C.4 and Listing D.5 in the appendix for the testbench and the assembly code respectively.

The receiver testbench instantiated the microprocessor. Default environment values like node id and maximum number of nodes in the network were set and the device was reset. A packet was hard-coded so that it was received on the control plane which acted as a ping. This data was stored in the receiver's RAM. During this time a program was running on the GPP. The instructions that the GPP executes should be to create a delay. Once the packet was received the assembly code retrieves the data from the receiver's RAM to the GPP's RAM. Refer to Listing C.5 and Listing D.6 in the appendix for the testbench and the assembly code respectively.

Synthesis

The synthesis tool that is available from the Quartus prime software was used to produce a database that will configure the FPGA.

Low-Level Modules

All the low-level modules were synthesised first. The SystemVerilog file used during simulation was also used during synthesis. Doing this allowed any errors to be removed at the start before building the system up. The on-board switches and buttons were used as the inputs to the modules. The on-board LEDs were used as the outputs of the modules.

GPP

The same top-level module used to simulate the GPP was used during synthesis. To test the GPP the same assembly programs that were used during simulation was used again. The clock and reset were the two inputs to the system and the on-board buttons were used to apply the inputs. The output of the system was to be connected to the ALU. This would represent the result from the algorithm. The outputs were connected to the on-board LEDs to view the result.

CP & Microprocessor

The CP and the microprocessor was not synthesised and tested. This is due to the limited resources available on the DE0-Nano FPGA. The limited resources were the General Purpose Inputs and Outputs (GPIOs) and the dedicated RAM & ROM.

Chapter 5


Results and Analysis

5.1 Results from Simulation

Lower-Level Modules

All the tests on the lower-level that were carried out were successful. The simulation results matched the expected behaviour.

 $\ensuremath{\mathbf{GPP}}$ Fibonacci sequence - move instruction






Figure 5.1: Shows the timing diagrams when executing the Fibonacci sequence program using the move instructions. Figure 5.1a is between 0 ps and 700ps. Figure 5.1b is between 700 ps and 1400ps. Figure 5.1c is between 1400 ps and 2100ps. Figure 5.1d is between 2100 ps and 2800ps. Figure 5.1e is between 2800 ps and 3500ps. Figure 5.1f is between 3500 ps and 4200ps.

Figure 5.1 shows the timing diagram when the GPP was executing the Fibonacci sequence algorithm using move instructions. The first signal is the clock signal. Second signal is the current instruction that is being executed in hexadecimal. The final signal is the output from the GPP's ALU in hexadecimal. In order to see if the GPP goes through the Fibonacci sequence it is important to remember that the add instruction allows the result to be viewed. The add instruction that was used in this simulation was addi reg1, #0. This particular instruction in machine code is 0010110000100001. This is 0x2C21 in hexadecimal. Whenever this instruction is seen then the output of the Fibonacci sequence is seen. Going through the timing diagram it is clear that the values are 0x0001 (1), 0x0001 (1), 0x0002 (2), 0x0003 (3), 0x0005 (5), 0x0008 (8), 0x000d (13) and 0x0015 (21). The results clearly indicate that the GPP was outputting the Fibonacci sequence.

Fibonacci sequence - stack instructions




Figure 5.2: Shows the timing diagrams when executing the Fibonacci sequence program using the stack instructions. 4 gigure 5.2a is between 0 ps and 700 ps. Figure 5.2b is between 700 ps and 1400 ps. Figure 5.2c is between 1400 ps and 2100 ps. Figure 5.2d is between 2100 ps and 2800 ps. Figure 5.2e is between 2800 ps and 3500 ps. Figure 5.2f is between 3500 ps and 4200 ps.

Figure 5.2 shows the timing diagram when the GPP was executing the Fibonacci sequence algorithm using stack instructions. As with the previous test, the first signal is the clock signal. Second signal is the current instruction that was being executed in hexadecimal. The final signal is the output from the GPP's ALU in hexadecimal. Using the add instruction that was used in this simulation, addi reg1, #0, the output from the GPP can be seen. This particular instruction in machine code is 0010110000100001 or 0x2C21 in hexadecimal. Whenever this instruction is seen then the output of the Fibonacci sequence can be observed. Going through the timing diagram it is clear that the values are 0x0001 (1), 0x0001 (1), 0x0002 (2), 0x0003 (3), 0x0005 (5), 0x0008 (8), 0x000d (13) and 0x0015 (21). The results clearly indicate that the GPP was outputting the Fibonacci sequence.

Division




Figure 5.3: Shows the timing diagrams when executing the division algorithm. Figure 5.3a shows the case when the dividend is 10 and divisor is 2. Figure 5.3b shows the case when the dividend is 11 and divisor is 3

Figure 5.3 shows the timing diagram when the GPP was executing the division algorithm with two sets of dividends and divisors. As with the previous test, the first signal is the clock signal. The second signal is the current instruction that was being executed in hexadecimal. The final signal is the output from the GPP's ALU in hexadecimal. The timing diagram shown is not of the entire simulation. This is because before this time, the division algorithm was executing. Therefore, the results were not produced. This is not particularly useful but only useful when debugging to see where the error could have been. The division algorithm produces two results, quotient and remainder, which are saved in two separate registers. The

quotient is in reg2 and the remainder is in reg1. Therefore, to display these values two add instructions were used, which are add reg2, #0 and add reg1, #0. The two instructions in machine code are 0010110001000010 and 0010110000100001 or 0x2C42 and 0x2C21 in hexadecimal respectively. Whenever these instructions are seen the results from the division are seen. Looking at the timing diagram shown in Figure 5.3a it is clear that the quotient is 5 and remainder is 0. This is correct since ten divided by two gives a quotient 5 and a remainder 0. Also looking at the timing diagram shown in Figure 5.3b it is clear that the quotient is 3 and remainder is 2. This is also correct since eleven divided by three gives a quotient 3 and a remainder 2.

Prime Number




Figure 5.4: Shows the timing diagrams when executing the prime number algorithm. Figure 5.4a shows the case when checking if 10 is a prime number or not. Figure 5.4b shows the case when checking if 11 is a prime number or not

Figure 5.4 shows the timing diagram when the GPP was executing the prime number algorithm for two different cases. The first case is to check if 10 is a prime number or not and the second case is to check if 11 is a prime number or not. As with the previous test, the first signal is the clock signal. Second signal is the current instruction that is being executed in hexadecimal. The final signal is the output from the GPP's ALU in hexadecimal. Like before, the timing diagram shown is not of the entire simulation. The result was saved in a register as a flag. A 0 indicated that it was not a prime number and a 1 indicated that it was a prime number. Therefore, to display this value an add instruction was used add reg10, #0. This instruction in machine code is 0010110101001010 or 0x2D4A in

hexadecimal. Whenever this instruction is seen the result - as to whether the number is a prime number or not - is shown. It can be observed from the timing diagram shown in Figure 5.4a that it indicates that the value is 0. Therefore, stating that it is not a prime number, which is true for the number 10. Also looking at the timing diagram shown in Figure 5.4b it indicates that the value is 1. Therefore, stating that it is a prime number, which is true for the number 11.

Communications Processor

Transmitter




Figure 5.5: Timing diagrams when communications processor works as a transmitter. Figure 5.5a shows the case when the transmiter's RAM is empty. Figure 5.5b and Figure 5.5c shows the case when the transmiter's RAM has contents. Figure 5.5b shows the beginning of the simulation in a specific scenario and Figure 5.5c shows the continuation of the simulation in the same scenario

Figure 5.5 shows the timing diagrams when the communications processor is controlling the data transmitter. The signals that are shown in the diagrams are as


follows in the following order:

- Clock
- Slot
- Count this indicates the number of clock cycles it has been in a certain slot
- Packet transmitted on the control plane
- Packet received on the control plane
- Packet transmitted on the data plane

The node id was set to 1 and the maximum number of nodes in the network is set to 4. Figure 5.5a shows the timing diagram as soon as the communications processor has booted. From this timing diagram, it can be seen that the packet that was transmitted on the control plane by node 1 (this node) was 32x00000000. This is correct as there was no data in the transmitter's RAM. Hence there is no need to ping a node.

Figure 5.5b and Figure 5.5c are timing diagrams after data had been transferred to the transmitter's RAM. Since the slot and node id have been the same at the start, the node had to wait for it's turn to ping a node. These diagrams begin when the slot is equal to the node id once again. Since the slot is equal to the node id and data was available to send, a packet should be sent on the control plane pinging the destination node. It can be seen from the timing diagram that a packet was sent on the control plane which was 0x00040001. The ping response that should have come from the destination node was hard-coded in the testbench. This allowed the node under test to receive a ping response. This packet was 0x0001FFFF. Since the LSBs are 0xFFFF, data can be sent on the data plane. Therefore, on the data plane a packet should be transmitted every clock cycle for 5 clock cycles. Looking at Figure 5.5b and Figure 5.5c the last signal clearly indicates this taking place. After this no data is sent on the data plane.

Receiver






Figure 5.6: Timing diagrams when communications processor works as a receiver. Figure 5.6a shows the case when the receiver receives data. Figure 5.6b shows the simulation of data being retrieved

Figure 5.6 shows the timing diagrams when the communications processor is used as a receiver. The signals that are shown in the diagrams are as follows in the following order:

- Clock
- Slot
- Packet transmitted on the control plane
- Packet received on the control plane
- 16-bit value used to tune the data plane reciever to select a channel

- Packet received on the data plane
- Data transferred from from CP to GPP

The node id was set to 1 and the maximum number of nodes in the network is set to 4. Figure 5.6a shows the timing diagram as soon as the node receives a ping. Since the testbench was designed such that no other ping took place before this, data will not be received on the data plane. Thus the LSBs of the ping response will be 0xFFFF. Along with this ping response a 16-bit value was set to the source node id so that the receiver can tune into that channel. These two values are seen in the timing diagram shown in Figure 5.6a. After this a packet should be received every clock cycle for 5 clock cycles where the 16 MSBs of the packet correspond to the node id. This also seen in the timing diagrams shown in Figure 5.6a.

The next section describes the simulated transfer of data from CP to GPP. The appropriate control signals were set in the testbench. If these control signals are applied for 5 clock cycles all the data will be transferred to the GPP. This was clearly observed in the timing diagram shown in Figure 5.6b. The last signal shows the output of the RAM. The data plane receiver stores the data in a stack data structure. Thus the first packet that was transferred is the last packet that was received. The last packet that was received.

Microprocessor

Transmitter




Figure 5.7: Timing diagrams when microprocessor works as a transmitter. Figure 5.7a and Figure 5.7b shows the case when data was being transferred from the GPP to the CP. Figure 5.7a shows the beginning of the simulation in a specific scenario and Figure 5.7b shows the continuation of the simulation in the same scenario. Figure 5.7c and Figure 5.7d shows the data being transmitted on the data plane as there is data to be sent. Figure 5.7c shows the beginning of the simulation in a specific scenario and Figure 5.7d shows the continuation of the simulation in the same scenario.

Figure 5.7 shows the timing diagrams when the microprocessor was used as a transmitter. The signals that are shown in the diagrams are as follows in the following order:

- Clock
- Slot
- Count this indicates the number of clock cycles it has been in a certain slot
- Current instruction that is being executed in hexadecimal
- Packet transmitted on the control plane
- Packet received on the control plane
- Packet transmitted on the data plane
- Data transferred from GPP to CP

The node id is set to 1 and the maximum number of nodes in the network is set to 4.


Figure 5.7a and Figure 5.7b shows data process of data being transferred from GPP to CP. As discussed in subsection 4.3.2 the same procedure was carried out and the code specified in Listing D.5 was executed on the GPP. Therefore, before transferring the following two instructions were carried out, cbt and jz #label. The two instructions in machine code are 0110110000000000 and 001000000000000 or 0x6C00 and 0x2000 in hexadecimal respectively. This was seen in Figure 5.7a where both instructions were carried out.

The simulation was set up such that no data was being transmitted on the data plane and the current slot was not equal to the node id. Thus data can be transferred from the GPP to CP as these were the conditions required for data transfer. Figure 5.7a indicates that the current slot is equal to 2 and the packet that was transmitted on the data plane is 0x0000 (which also means no data transfer). The instruction to transfer data is trf which in machine code is 0111000000000000000 or 0x7000 in hexadecimal. In Figure 5.7a it is clear that this instruction was executed at 1750ps. From this time a 16-bit value is transferred from the GPP to the CP every clock cycle for 5 clock cycles. The last signal in both Figure 5.7a and Figure 5.7b shows the data being transferred.

Figure 5.7c and Figure 5.7d are timing diagrams after data has been transferred to the transmitter's RAM. Since the slot and node id have been the same at the start, the node had to wait for its turn to ping a node. These diagrams begin when the slot is equal to the node id once again. Since the slot is equal to the node id and data was available to send, a packet should be sent on the control plane pinging the destination node. Looking at the diagram a packet was sent on the control plane which was 0x00040001.

The ping response was received by this node on the control plane which was hard-coded in the testbench. This packet was 0x0001FFFF. Since the LSBs are 0xFFFF, data can be sent on the data plane. Therefore, on the data plane a packet should be transmitted every clock cycle for 5 clock cycles. From Figure 5.7c and Figure 5.7d it can be observed that the last signal clearly indicates this taking place. After this no data is sent on the data plane.

Receiver






Figure 5.8: Timing diagrams when microprocessor works as a transmitter. Figure 5.8a and Figure 5.8b shows the case when data was being transferred from the GPP to the CP. Figure 5.8a shows the beginning of the simulation in a specific scenario and Figure 5.8b shows the continuation of the simulation in the same scenario. Figure 5.8c and Figure 5.8d shows the data being transmitted on the data plane as there is data to be sent. Figure 5.8c shows the beginning of the simulation in a specific scenario and Figure 5.8d shows the continuation of the simulation in the same scenario.

Figure 5.8 shows the timing diagrams when the microprocessor was used as a receiver. The signals that are shown in the diagrams are as follows in the following order:

- Clock
- Slot
- Count this indicates the number of clock cycles it has been in a certain slot

- Current instruction that is being executed in hexadecimal
- Packet transmitted on the control plane
- Packet received on the control plane
- 16-bit value used to tune the data plane reciever to select a channel
- Packet received on the data plane
- Data transferred from CP to GPP

The node id was set to 1 and the maximum number of nodes in the network was set to 4.

Figure 5.8a and Figure 5.8b shows the timing diagram as soon as the node receives a ping. Since the testbench was designed such that no other ping took place before this, data will not be received on the data plane. Thus the LSBs of the ping response will be 0xFFFF. Along with this ping response a 16-bit value is set to the source node id so that the receiver can tune into that channel. These two values are seen in the timing diagram shown in Figure 5.8a. Following this, a packet should be received every clock cycle for 5 clock cycles where the 16 MSBs of the packet correspond to the node id. This also seen in the timing diagrams shown in Figure 5.8a and Figure 5.8b.

Figure 5.8c and Figure 5.8d shows data process of data being retrieved from CP to GPP. As discussed in subsection 4.3.3 the same procedure was carried out and the code specified in Listing D.6 is executed on the GPP. Therefore, before retrieving the data the following three instructions were carried out, pr, cbr and jz #label. The three instructions in machine code are 011101000000000000, 0111100000000000 and 0010000000000 or 0x7400, 0x7800 and 0x2000 in hexadecimal, respectively. This is seen in Figure 5.8c where these instructions were carried out. Since the simulation was set up such that no data is being received on the data plane, data can be retrieved from the CP to GPP. The instruction to retrieve data is rtr which in machine code is 01111100000000000 or 0x7C00 in hexadecimal. In Figure 5.7c it is clear that this instruction was executed at 1850ps. From this time a 16-bit value is transferred from the CP to the GPP every clock cycle for 5 clock cycles. The last signal in both Figure 5.8c and Figure 5.8d shows the data being transferred.

5.2 Synthesis

All the experimental tests that were carried out on the low-level modules and GPP were 100% in agreement with the behavioural simulation, which were in turn fully

compliant with the design specifications.

Chapter 6

Conclusion

The project was focused on the design of a novel microprocessor for data centre and high performance computing applications. It was designed to perform compute tasks and communicate with other nodes in an optical network designed to overcome the issues faced by current electronic switches. The nodes employ wavelength division multiplexing and space division multiplexing to achieve high link capacities and all-optical signal routing between nodes, enabling high throughput and low latency communications. Combining both technologies, each node can be assigned a dedicated SWDM channel on which to transmit. A broadcast-andselect network protocol was adopted due to the low complexity and avoidance of the congestion occurring at routing nodes in networks with shared channels. A ring topology was chosen as the network topology as it can bi-directional, allowing protection switching in the case of link failures. A Reduced Instruction Set Computer design approach was adopted for the processor architecture as it was easier and quicker to implement when compared to the Complex Instruction Set Computer approach, and it also has the advantage of being more power efficient. The use of dedicated general purpose processor (for compute tasks) and communications processor to handle communications with other nodes was chosen as the node architecture, as this was considered to be more efficient than using a single processor with interrupts to handle the communications system. The latter method would lead to clock cycles being wasted, impacting the speed at which the main compute programs run.

The microarchitectures of the GPP and CP were implemented in SystemVerilog. This system was verified and tested in ModelSim. This was done by testing the low-level modules using testbenches. The top-level module for the GPP was tested by writing a number of assembly programs and confirming that the correct result was computed. The top-level module for the CP was tested by writing testbenches that included hard-coded values to check whether data could be correctly trans-

mitted and received. The node (GPP and CP together) was tested for transmitting and receiving data separately. In each case there was a separate assembly code and testbench with hard-coded values in the testbench. The tests also included confirming that data can be transferred from GPP and CP or retrieved from CP to GPP. All the tests carried out in ModelSim were successful. The GPP was implemented experimentally and tested on the DE0-Nano field programmable gate array. The same assembly programs as used in the simulations were used to experimentally test the GPP.

Future work on this project could include MATLAB simulations to investigate the performance of large-scale SWDM broadcast-and-select network operation using the novel processor designs developed in this project, and the implementation of multiple nodes, using FPGAs, and the construction and testing of a large scale network.

Bibliography

- [1] K. Chen, A. Singla, A. Singh, K. Ramachandran, L. Xu, Y. Zhang, X. Wen, and Y. Chen, "Osa: An optical switching architecture for data center networks with unprecedented flexibility," *IEEE/ACM Transactions on Networking*, vol. 22, no. 2, pp. 498–511, 2013.
- [2] A. Celik, A. Al-Ghadhban, B. Shihada, and M.-S. Alouini, "Design and provisioning of optical wireless data center networks: A traffic grooming approach," in 2018 IEEE Wireless Communications and Networking Conference (WCNC). IEEE, 2018, pp. 1–6.
- [3] M. Xu, J. Diakonikolas, E. Modiano, and S. Subramaniam, "A hierarchical wdm-based scalable data center network architecture," arXiv preprint arXiv:1901.06450, 2019.
- [4] M. Al-Fares, A. Loukissas, and A. Vahdat, "A scalable, commodity data center network architecture," in ACM SIGCOMM Computer Communication Review, vol. 38, no. 4. ACM, 2008, pp. 63–74.
- [5] M. A. Taubenblatt, "Optical interconnects for high-performance computing," *Journal of Lightwave Technology*, vol. 30, no. 4, pp. 448–457, 2011.
- [6] S. Yu, B. Guo, W. Li, Y. Zhou, X. Li, and S. Huang, "Optical circuit switching enabled reconfigurable hpc network for traffic pattern," in *Optical Fiber Communication Conference*. Optical Society of America, 2018, pp. W4I–5.
- [7] K. Ishii and S. Namiki, "Toward exa-scale photonic switch system for the future datacenter," in 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 2016, pp. 1–5.
- [8] R. Proietti, Z. Cao, C. J. Nitta, Y. Li, and S. B. Yoo, "A scalable, low-latency, high-throughput, optical interconnect architecture based on arrayed waveguide grating routers," *Journal of Lightwave Technology*, vol. 33, no. 4, pp. 911–920, 2015.

- [9] D. Sadot and E. Boimovich, "Tunable optical filters for dense wdm networks," *IEEE Communications Magazine*, vol. 36, no. 12, pp. 50–55, 1998.
- [10] D. K. Tyagi, V. Chaubey, and P. Khandelwal, "Routing and wavelength assignment in wdm network using iwd based algorithm," in 2016 International Conference on Computing, Communication and Automation (ICCCA). IEEE, 2016, pp. 1424–1429.
- [11] D. B. A. Teixeira, C. T. Batista, A. J. F. Cardoso, and J. d. S. Araújo, "A genetic algorithm approach for static routing and wavelength assignment in all-optical wdm networks," in *EPIA Conference on Artificial Intelligence*. Springer, 2017, pp. 421–432.
- [12] G. I. Papadimitriou and D. G. Maritsas, "Learning automata-based receiver conflict avoidance algorithms for wdm broadcast-and-select star networks," *IEEE/ACM transactions on networking*, vol. 4, no. 3, pp. 407–412, 1996.
- [13] G. Papadimitriou and D. Maritsas, "Self-adaptive random-access protocols for wdm passive star networks," *IEE Proceedings-Computers and Digital Techniques*, vol. 142, no. 4, pp. 306–312, 1995.
- [14] G. I. Papadimitriou and D. G. Maritsas, "Wdm passive star networks: a learning automata-based architecture," *Computer Communications*, vol. 19, no. 6-7, pp. 580–589, 1996.
- [15] M. B. I. Reaz, M. S. Islam, and M. S. Sulaiman, "A single clock cycle mips risc processor design using vhdl," in *ICONIP'02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Aqe (IEEE Cat. No. 02EX575)*. IEEE, 2002, pp. 199–203.
- [16] D. K. Dennis, A. Priyam, S. S. Virk, S. Agrawal, T. Sharma, A. Mondal, and K. C. Ray, "Single cycle risc-v micro architecture processor and its fpga prototype," in 2017 7th International Symposium on Embedded Computing and System Design (ISED). IEEE, 2017, pp. 1–5.
- [17] R. Ramaswami, "Multiwavelength lightwave networks for computer communication," *IEEE communications magazine*, vol. 31, no. 2, pp. 78–88, 1993.
- [18] H. Zang, J. P. Jue, B. Mukherjee *et al.*, "A review of routing and wavelength assignment approaches for wavelength-routed optical wdm networks," *Optical networks magazine*, vol. 1, no. 1, pp. 47–60, 2000.
- [19] J. Tippinit and W. Asawamethapant, "N× n cyclic awg with low and uniform insertion losses achieved by introducing array of tapered waveguides,"

- in 2015 12th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON). IEEE, 2015, pp. 1–6.
- [20] M. J. Spencer and M. A. Summerfield, "Wrap: A medium access control protocol for wavelength-routed passive optical networks," *Journal of Lightwave Technology*, vol. 18, no. 12, pp. 1657–1676, 2000.
- [21] D. M. Harris and S. Harris, Digital design and computer architecture, 2013.

Appendices

Appendix A

GPP

ALU.sv

```
*************************
2 * File name
       ALU.sv
4 * Description
       This code will create an ALU which can take two inputs and add/sub/
       and/or them.
7 * Parameters
       WIDTH – This is the width of the input and output data.
       src_a - 1st input
       src_b - 2nd input
      ALU_control - Control signal which determins which operation to carry out (add/sub/
      \hookrightarrow and/or)
13 * Outputs
       ALU_out — The output result after applying the operation on the 2 inputs
15 * Author
       Sreethyan Aravinthan (UCL)
  19 module ALU
   parameter WIDTH = 1
21
22 )
23 (
   input logic [WIDTH -1:0]src_a,
24
   input logic [WIDTH -1:0]src_b,
   input logic [1:0] ALU_Control,
   output logic [WIDTH - 1:0]ALU_out
28 );
29
```

```
always\_comb
30
    begin
31
      case(ALU_Control)
32
       2'b00 : // add
33
       begin
34
         ALU_out = src_a + src_b;
35
       end
36
       2'b01: // sub
37
       begin
38
         ALU_out = src_a - src_b;
39
40
       2'b10: // and
41
       begin
42
         ALU_out = src_a \& src_b;
43
44
       2'b11 : // or
45
       begin
46
         ALU_out = src_a \mid src_b;
       end
48
      endcase
49
    end
50
52 endmodule
```

Listing A.1: ALU

ALU_advanced.sv

```
\hookrightarrow
2 * File name
        ALU_advanced.sv
4 * Description
        This code will create an ALU which can take two inputs and add/sub/and/or them. The
      → module set the following flags zero flag, carry flag, sign flag and overflow flag after the
      \hookrightarrow operation was carried out.
6 * Parameters
        WIDTH – This is the width of the input and output data.
8 * Inputs
        src_a - 1st input
9
        src_b - 2nd input
        ALU_control - Control signal which determins which operation to carry out (add/sub/
      \hookrightarrow and/or)
  * Outputs
12
        ALU_out - The output result after applying the operation on the 2 inputs
        zero_flag - Indicates if the results was a zero
14
        carry_flag - Indicates if the carry took place
15
        sign_flag - Indicates if the Most Significant Bit (MSB) is set to 1
16
        overflow_flag - Indicates if an overflow took place
17
```

```
18 * Author
        Sreethyan Aravinthan (UCL)
   ***********************************
21
22 module ALU_advanced
23 #(
    parameter WIDTH = 1
24
25 )
26
    input logic [WIDTH -1:0]src_a,
27
    input logic [WIDTH -1:0]src_b,
28
    input logic [1:0] ALU_Control,
29
    output logic [WIDTH - 1:0]ALU_out,
30
    output logic zero_flag,
    output logic carry_flag,
32
    output logic sign_flag,
    output logic overflow_flag
35
36
    // this holds the result after the operation, so that the carry flag can be set appropriately
37
    logic [WIDTH:0] result;
38
39
    // for all the operations set the zero and sign flag as follows
40
    assign zero_flag = ALU_out == 0;
41
    assign sign_flag = ALU_out[WIDTH - 1] == 1'b1;
42
43
    always\_comb
44
    begin
45
     case(ALU_Control)
46
       2'b00: // add
       begin
48
        ALU_out = src_a + src_b;
49
        /**Setting the carry flag**/
        result = \{1'b0, src_a\} + \{1'b0, src_b\};
        carry\_flag = result[WIDTH];
55
        /**Setting the overflow flag**/
56
57
        // if the two numbers are positive
        if(src_a[WIDTH - 1] == 1'b0 \&\& src_b[WIDTH - 1] == 1'b0)
59
        begin
60
          // and if the result is negative
61
          if(ALU_out[WIDTH - 1] == 1'b1)
62
63
            // set the overflow flag to 1
64
           overflow_flag = 1'b1;
65
          end
```

```
else
67
           begin
68
             // set the overflow flaf to 0
69
70
             overflow_flag = 1'b0;
           end
71
          end
72
          // if the two numbers that are being added -ve
73
          else if(\operatorname{src}_a[WIDTH - 1] == 1'b1 && \operatorname{src}_b[WIDTH - 1] == 1'b1)
74
          begin
75
            // the result is positive
76
           if(ALU_out[WIDTH - 1] == 1'b0)
77
78
             // set overflow flag to 1
79
             overflow\_flag = 1'b1;
           end
81
           else
82
           begin
83
             // set overflow flag to 0
84
             overflow_flag = 1'b0;
85
           end
86
          end
87
          // if one is +ve and the other is -ve
88
          else
89
          begin
90
           overflow_flag = 1'b0;
91
          end
92
        end
93
        2'b01:// sub
94
        begin
95
          ALU_out = src_a - src_b;
97
          /**Setting the carry flag**/
98
          result = \{1'b0, src_a\} - \{1'b0, src_b\};
100
          carry_flag = result[WIDTH];
101
102
          /**Setting the overflow flag**/
104
          // if the value is +ve then -ve
          if(src_a[WIDTH - 1] == 1'b0 \&\& src_b[WIDTH - 1] == 1'b1)
106
          begin
            // and if the result is negative
108
           if(ALU_out[WIDTH - 1] == 1'b1)
109
           begin
110
             // set the overflow flag to 1
111
             overflow_flag = 1'b1;
           end
           else
114
           begin
```

```
// set the overflow flaf to 0
116
             overflow_flag = 1'b0;
117
           end
118
          end
119
          // if the value is -ve then +ve
120
          else if(src_a[WIDTH - 1] == 1'b1 && src_b[WIDTH - 1] == 1'b0)
           // the result is positive
           if(ALU_out[WIDTH - 1] == 1'b0)
           begin
             // set overflow flag to 1
             overflow_flag = 1'b1;
127
           end
128
           else
           begin
130
             // set overflow flag to 0
131
             overflow_flag = 1'b0;
           end
          end
134
          // if one is +ve and the other is -ve
135
          else
136
          begin
           overflow_flag = 1'b0;
138
          end
139
        end
140
        2'b10: // and
141
        begin
142
          ALU_out = src_a \& src_b;
143
          result = b0;
144
          /**Setting the carry flag**/
146
          carry\_flag = 1'bx;
147
          /**Setting the overflow flag**/
149
          overflow_flag = 1'bx;
150
        end
151
        2'b11 : // or
        begin
153
          ALU_out = src_a \mid src_b;
154
          result = b0;
          /**Setting the carry flag**/
157
          carry\_flag = 1'bx;
158
159
          /**Setting the overflow flag**/
          overflow_flag = 1'bx;
161
        end
162
      endcase
163
     end
164
```

165 endmodule

Listing A.2: ALU_advanced (ALU with addition features like flags)

Control_Unit.sv

```
2 * File name
       Control_Unit.sv
4 * Description
       This module takes the opcode and sets the values of the control signals.
6 * Parameters
       NONE
8 * Inputs
       opcode – This the 6 MSB of the instruction.
       ALL THE CONTROL SIGNALS
12 * Author
13
       Sreethyan Aravinthan (UCL)
16 module Control_Unit
17
   input logic [5:0] opcode,
18
   output logic pc_increment_control,
19
   output logic [1:0] pc_control,
20
   output logic general_register_write_enable,
21
   output logic stack_write_enable,
22
   output logic stack_control,
23
   output logic [1:0] write_data_enable,
   output logic [1:0] ALU_source_1,
25
   output logic [1:0] ALU_source_2,
26
   output logic [1:0] ALU_control,
27
   output logic flags_write_enable,
28
   output logic jump_zero_control,
29
   output logic jump_below_control,
30
   output logic jump_below_equal_control,
   output logic jump_above_control,
32
   output logic jump_above_equal_control,
33
   output logic jump_greater_control,
34
   output logic jump_greater_equal_control,
35
   output logic jump_less_control,
36
   output logic jump_less_equal_control,
37
   output logic memory_write_enable,
38
   output logic [1:0] general_register_result_select,
39
   output logic enable_rtr,
40
   output logic gpp_rtr_cp,
41
   output logic gpp_rtr_dp,
```

```
output logic gpp_trf_dp
43
44
    logic [30:0] controls;
45
46
    always\_comb
47
    begin
48
      pc\_increment\_control = controls[30];
49
      pc\_control = controls[29:28];
50
      general_register_write_enable = controls[27];
      stack_write_enable = controls[26];
52
      stack\_control = controls[25];
53
      write_data_enable = controls[24:23];
54
      ALU_source_1 = controls[22:21];
      ALU_source_2 = controls[20:19];
56
      ALU_control = controls[18:17];
57
      flags\_write\_enable = controls[16];
58
      jump_zero_control = controls[15];
59
      jump\_below\_control = controls[14];
      jump_below_equal_control = controls[13];
61
      jump\_above\_control = controls[12];
62
      jump\_above\_equal\_control = controls[11];
63
      jump\_greater\_control = controls[10];
      jump_greater_equal_control = controls[9];
65
      jump_less_control = controls[8];
66
      jump_less_equal_control = controls[7];
67
      memory\_write\_enable = controls[6];
68
      general\_register\_result\_select = controls[5:4];
69
      enable\_rtr = controls[3];
70
      gpp_rtr_cp = controls[2];
71
      gpp_rtr_dp = controls[1];
72
      gpp\_trf\_dp = controls[0];
73
74
76
    always_comb
    begin
77
      case(opcode)
78
        6'b000000: // ld
79
        begin
80
         controls[30] = 1'b0;
81
         controls[29:28] = 2'b00;
82
         controls[27] = 1'b1;
         controls[26] = 1'b0;
84
         controls[25] = 1'b0;
85
         controls[24:23] = 2'b00;
86
         controls[22:21] = 2'b00;
87
         controls[20:19] = 2'b00;
88
         controls[18:17] = 2'b00;
89
         controls[16] = 1'b0;
90
         controls[15] = 1'b0;
```

```
controls[14] = 1'b0;
92
          controls[13] = 1'b0;
93
          controls[12] = 1'b0;
94
          controls[11] = 1'b0;
95
          controls[10] = 1'b0;
96
          controls[9] = 1'b0;
97
          controls[8] = 1'b0;
98
          controls[7] = 1'b0;
99
          controls[6] = 1'b0;
100
          controls[5:4] = 2'b00;
101
          controls[3] = 1'b0;
          controls[2] = 1'b0;
103
          controls[1] = 1'b0;
104
          controls[0] = 1'b0;
105
        end
106
107
        6'b000001: // str
108
        begin
          controls[30] = 1'b0;
110
          controls[29:28] = 2'b00;
111
          controls[27] = 1'b0;
112
          controls[26] = 1'b0;
          controls[25] = 1'b0;
114
          controls[24:23] = 2'b00;
          controls[22:21] = 2'b00;
116
          controls[20:19] = 2'b00;
117
          controls[18:17] = 2'b00;
118
          controls[16] = 1'b0;
119
          controls[15] = 1'b0;
120
          controls[14] = 1'b0;
          controls[13] = 1'b0;
122
          controls[12] = 1'b0;
123
          controls[11] = 1'b0;
124
          controls[10] = 1'b0;
125
          controls[9] = 1'b0;
126
          controls[8] = 1'b0;
127
          controls[7] = 1'b0;
          controls[6] = 1'b1;
129
          controls[5:4] = 2'b00;
130
          controls[3] = 1'b0;
          controls[2] = 1'b0;
132
          controls[1] = 1'b0;
133
          controls[0] = 1'b0;
134
        end
135
136
        6'b000010: // add
137
        begin
138
          controls[30] = 1'b0;
139
          controls[29:28] = 2'b00;
140
```

```
controls[27] = 1'b1;
141
          controls[26] = 1'b0;
142
          controls[25] = 1'b0;
143
          controls[24:23] = 2'b00;
144
          controls[22:21] = 2'b00;
145
          controls[20:19] = 2'b00;
146
          controls[18:17] = 2'b00;
147
          controls[16] = 1'b1;
148
          controls[15] = 1'b0;
149
          controls[14] = 1'b0;
150
          controls[13] = 1'b0;
151
          controls[12] = 1'b0;
152
          controls[11] = 1'b0;
153
          controls[10] = 1'b0;
154
          controls[9] = 1'b0;
155
          controls[8] = 1'b0;
156
          controls[7] = 1'b0;
157
          controls[6] = 1'b0;
          controls[5:4] = 2'b01;
159
          controls[3] = 1'b0;
160
          controls[2] = 1'b0;
161
          controls[1] = 1'b0;
          controls[0] = 1'b0;
163
        end
164
165
        6'b000011: // sub
166
        begin
167
          controls[30] = 1'b0;
168
          controls[29:28] = 2'b00;
169
          controls[27] = 1'b1;
          controls[26] = 1'b0;
171
          controls[25] = 1'b0;
172
          controls[24:23] = 2'b00;
173
          controls[22:21] = 2'b00;
174
          controls[20:19] = 2'b00;
175
          controls[18:17] = 2'b01;
176
          controls[16] = 1'b1;
          controls[15] = 1'b0;
178
          controls[14] = 1'b0;
179
          controls[13] = 1'b0;
180
          controls[12] = 1'b0;
          controls[11] = 1'b0;
182
          controls[10] = 1'b0;
183
          controls[9] = 1'b0;
184
          controls[8] = 1'b0;
185
          controls[7] = 1'b0;
186
          controls[6] = 1'b0;
187
          controls[5:4] = 2'b01;
188
          controls[3] = 1'b0;
```

```
controls[2] = 1'b0;
190
          controls[1] = 1'b0;
191
          controls[0] = 1'b0;
192
193
194
        6'b000100: // and
195
        begin
196
          controls[30] = 1'b0;
197
          controls[29:28] = 2'b00;
198
          controls[27] = 1'b1;
199
          controls[26] = 1'b0;
          controls[25] = 1'b0;
201
          controls[24:23] = 2'b00;
202
          controls[22:21] = 2'b00;
          controls[20:19] = 2'b00;
204
          controls[18:17] = 2'b10;
205
          controls[16] = 1'b1;
206
          controls[15] = 1'b0;
                       = 1'b0;
          controls[14]
208
          controls[13]
                       = 1'b0;
209
          controls[12] = 1'b0;
210
          controls[11] = 1'b0;
          controls[10] = 1'b0;
212
          controls[9] = 1'b0;
213
          controls[8] = 1'b0;
214
          controls[7] = 1'b0;
215
          controls[6] = 1'b0;
216
          controls[5:4] = 2'b01;
217
          controls[3] = 1'b0;
218
          controls[2] = 1'b0;
          controls[1] = 1'b0;
220
          controls[0] = 1'b0;
221
        end
222
223
        6'b000101: // or
224
        begin
225
          controls[30] = 1'b0;
226
          controls[29:28] = 2'b00;
          controls[27] = 1'b1;
228
          controls[26] = 1'b0;
229
          controls[25] = 1'b0;
          controls[24:23] = 2'b00;
231
          controls[22:21] = 2'b00;
232
          controls[20:19] = 2'b00;
233
          controls[18:17] = 2'b11;
          controls[16] = 1'b1;
235
          controls[15] = 1'b0;
236
          controls[14] = 1'b0;
237
          controls[13] = 1'b0;
```

```
controls[12] = 1'b0;
239
          controls[11] = 1'b0;
240
          controls[10] = 1'b0;
241
          controls[9] = 1'b0;
242
          controls[8] = 1'b0;
243
          controls[7] = 1'b0;
244
          controls[6] = 1'b0;
245
          controls[5:4] = 2'b01;
246
          controls[3] = 1'b0;
247
          controls[2] = 1'b0;
248
          controls[1] = 1'b0;
          controls[0] = 1'b0;
250
        end
251
252
        6'b000110: // mov
253
        begin
254
          controls[30] = 1'b0;
255
          controls[29:28] = 2'b00;
          controls[27] = 1'b1;
257
          controls[26] = 1'b0;
258
          controls[25] = 1'b0;
259
          controls[24:23] = 2'b00;
          controls[22:21] = 2'b00;
261
          controls[20:19] = 2'b00;
262
          controls[18:17] = 2'b00;
263
          controls[16] = 1'b0;
264
          controls[15] = 1'b0;
265
          controls[14] = 1'b0;
266
          controls[13] = 1'b0;
267
          controls[12] = 1'b0;
          controls[11] = 1'b0;
269
          controls[10] = 1'b0;
270
          controls[9] = 1'b0;
271
          controls[8] = 1'b0;
272
          controls[7] = 1'b0;
273
          controls[6] = 1'b0;
274
          controls[5:4] = 2'b10;
275
          controls[3] = 1'b0;
          controls[2] = 1'b0;
277
          controls[1] = 1'b0;
278
          controls[0] = 1'b0;
279
        end
280
281
        6'b000111: // cmp
282
        begin
283
          controls[30] = 1'b0;
284
          controls[29:28] = 2'b00;
285
          controls[27] = 1'b0;
286
          controls[26] = 1'b0;
```

```
controls[25] = 1'b0;
288
          controls[24:23] = 2'b00;
289
          controls[22:21] = 2'b00;
290
          controls[20:19] = 2'b00;
291
          controls[18:17] = 2'b01;
292
          controls[16] = 1'b1;
293
          controls[15] = 1'b0;
294
          controls[14] = 1'b0;
295
          controls[13] = 1'b0;
296
          controls[12] = 1'b0;
297
          controls[11] = 1'b0;
          controls[10] = 1'b0;
299
          controls[9] = 1'b0;
300
          controls[8] = 1'b0;
301
          controls[7] = 1'b0;
302
          controls[6] = 1'b0;
303
          controls[5:4] = 2'b00;
304
          controls[3] = 1'b0;
          controls[2] = 1'b0;
306
          controls[1] = 1'b0;
307
          controls[0] = 1'b0;
308
        end
310
        6'b001000: // jz
311
        begin
312
          controls[30] = 1'b1;
313
          controls[29:28] = 2'b00;
314
          controls[27] = 1'b0;
315
          controls[26] = 1'b0;
316
          controls[25] = 1'b0;
          controls[24:23] = 2'b00;
318
          controls[22:21] = 2'b00;
319
          controls[20:19] = 2'b00;
320
          controls[18:17] = 2'b00;
321
          controls[16] = 1'b0;
322
          controls[15] = 1'b1;
323
          controls[14] = 1'b0;
          controls[13] = 1'b0;
325
          controls[12] = 1'b0;
326
          controls[11] = 1'b0;
327
          controls[10] = 1'b0;
          controls[9] = 1'b0;
329
          controls[8] = 1'b0;
330
          controls[7] = 1'b0;
331
          controls[6] = 1'b0;
332
          controls[5:4] = 2'b00;
333
          controls[3] = 1'b0;
334
          controls[2] = 1'b0;
335
          controls[1] = 1'b0;
```

```
controls[0] = 1'b0;
337
338
        end
339
        6'b001001: // jmp
340
        begin
341
          controls[30] = 1'b0;
342
          controls[29:28] = 2'b01;
343
          controls[27] = 1'b0;
344
          controls[26] = 1'b0;
345
          controls[25] = 1'b0;
346
          controls[24:23] = 2'b00;
          controls[22:21] = 2'b00;
348
          controls[20:19] = 2'b00;
349
          controls[18:17] = 2'b00;
          controls[16] = 1'b0;
351
          controls[15] = 1'b0;
352
          controls[14] = 1'b0;
353
          controls[13]
                       = 1'b0;
                       = 1'b0;
          controls[12]
355
          controls[11] = 1'b0;
356
          controls[10] = 1'b0;
357
          controls[9] = 1'b0;
          controls[8] = 1'b0;
359
          controls[7] = 1'b0;
360
          controls[6] = 1'b0;
361
          controls[5:4] = 2'b00;
          controls[3] = 1'b0;
363
          controls[2] = 1'b0;
364
          controls[1] = 1'b0;
365
          controls[0] = 1'b0;
        end
367
368
        6'b001010: // movi
369
370
        begin
          controls[30] = 1'b1;
371
          controls[29:28] = 2'b00;
372
          controls[27] = 1'b1;
          controls[26] = 1'b0;
374
          controls[25] = 1'b0;
375
          controls[24:23] = 2'b00;
376
          controls[22:21] = 2'b00;
          controls[20:19] = 2'b00;
378
          controls[18:17] = 2'b00;
379
          controls[16] = 1'b0;
380
          controls[15] = 1'b0;
381
          controls[14] = 1'b0;
382
          controls[13] = 1'b0;
383
          controls[12] = 1'b0;
384
          controls[11] = 1'b0;
```

```
controls[10] = 1'b0;
386
          controls[9] = 1'b0;
387
          controls[8] = 1'b0;
388
          controls[7] = 1'b0;
389
          controls[6] = 1'b0;
390
          controls[5:4] = 2'b11;
391
          controls[3] = 1'b0;
392
          controls[2] = 1'b0;
393
          controls[1] = 1'b0;
394
          controls[0] = 1'b0;
395
         end
396
397
         6'b001011: // addi
398
         begin
399
          controls[30] = 1'b1;
400
          controls[29:28] = 2'b00;
401
          controls[27] = 1'b1;
402
          controls[26] = 1'b0;
          controls[25] = 1'b0;
404
          controls[24:23] = 2'b00;
405
          controls[22:21] = 2'b00;
406
          controls[20:19] = 2'b01;
          controls[18:17] = 2'b00;
408
          controls[16] = 1'b1;
409
          controls[15] = 1'b0;
410
          controls[14] = 1'b0;
411
          controls[13] = 1'b0;
412
          controls[12] = 1'b0;
413
          controls[11] = 1'b0;
414
          controls[10] = 1'b0;
          controls[9] = 1'b0;
416
          controls[8] = 1'b0;
417
          controls[7] = 1'b0;
          controls[6] = 1'b0;
419
          controls[5:4] = 2'b01;
420
          controls[3] = 1'b0;
421
          controls[2] = 1'b0;
          controls[1] = 1'b0;
423
          controls[0] = 1'b0;
424
         end
425
         6'b001100: // subi
427
         begin
428
          controls[30] = 1'b1;
429
          controls[29:28] = 2'b00;
430
          controls[27] = 1'b1;
431
          controls[26] = 1'b0;
432
          controls[25] = 1'b0;
433
          controls[24:23] = 2'b00;
```

```
controls[22:21] = 2'b00;
435
          controls[20:19] = 2'b01;
436
          controls[18:17] = 2'b01;
437
          controls[16] = 1'b1;
438
          controls[15] = 1'b0;
439
          controls[14] = 1'b0;
440
          controls[13] = 1'b0;
441
          controls[12] = 1'b0;
442
          controls[11] = 1'b0;
443
          controls[10] = 1'b0;
444
          controls[9] = 1'b0;
          controls[8] = 1'b0;
446
          controls[7] = 1'b0;
447
          controls[6] = 1'b0;
          controls[5:4] = 2'b01;
449
          controls[3] = 1'b0;
450
          controls[2] = 1'b0;
451
          controls[1] = 1'b0;
          controls[0] = 1'b0;
453
        end
454
455
        6'b001101: // andi
        begin
457
          controls[30] = 1'b1;
458
          controls[29:28] = 2'b00;
459
          controls[27] = 1'b1;
          controls[26] = 1'b0;
461
          controls[25] = 1'b0;
462
          controls[24:23] = 2'b00;
463
          controls[22:21] = 2'b00;
          controls[20:19] = 2'b01;
465
          controls[18:17] = 2'b10;
466
          controls[16] = 1'b1;
          controls[15] = 1'b0;
468
          controls[14] = 1'b0;
469
          controls[13] = 1'b0;
470
          controls[12] = 1'b0;
471
          controls[11] = 1'b0;
472
          controls[10] = 1'b0;
473
          controls[9] = 1'b0;
474
          controls[8] = 1'b0;
          controls[7] = 1'b0;
476
          controls[6] = 1'b0;
477
          controls[5:4] = 2'b01;
478
          controls[3] = 1'b0;
          controls[2] = 1'b0;
480
          controls[1] = 1'b0;
481
          controls[0] = 1'b0;
482
        end
```

```
484
        6'b001110: // ori
485
        begin
486
          controls[30] = 1'b1;
487
          controls[29:28] = 2'b00;
488
          controls[27] = 1'b1;
489
          controls[26] = 1'b0;
490
          controls[25] = 1'b0;
491
          controls[24:23] = 2'b00;
492
          controls[22:21] = 2'b00;
493
          controls[20:19] = 2'b01;
          controls[18:17] = 2'b11;
495
          controls[16] = 1'b1;
496
          controls[15] = 1'b0;
497
          controls[14] = 1'b0;
498
          controls[13] = 1'b0;
499
          controls[12] = 1'b0;
500
          controls[11] = 1'b0;
          controls[10] = 1'b0;
502
          controls[9] = 1'b0;
503
          controls[8] = 1'b0;
504
          controls[7] = 1'b0;
          controls[6] = 1'b0;
506
          controls[5:4] = 2'b01;
507
          controls[3] = 1'b0;
508
          controls[2] = 1'b0;
          controls[1] = 1'b0;
510
          controls[0] = 1'b0;
511
        end
512
        6'b001111: // push
514
        begin
          controls[30] = 1'b0;
516
          controls[29:28] = 2'b00;
517
          controls[27] = 1'b0;
518
          controls[26] = 1'b1;
519
          controls[25] = 1'b0;
          controls[24:23] = 2'b00;
521
          controls[22:21] = 2'b00;
522
          controls[20:19] = 2'b10;
          controls[18:17] = 2'b00;
          controls[16] = 1'b0;
525
          controls[15] = 1'b0;
526
          controls[14] = 1'b0;
527
          controls[13] = 1'b0;
          controls[12] = 1'b0;
529
          controls[11] = 1'b0;
530
          controls[10] = 1'b0;
531
          controls[9] = 1'b0;
```

```
controls[8] = 1'b0;
533
          controls[7] = 1'b0;
534
          controls[6] = 1'b1;
          controls[5:4] = 2'b00;
536
          controls[3] = 1'b0;
537
          controls[2] = 1'b0;
538
          controls[1] = 1'b0;
539
          controls[0] = 1'b0;
540
        end
541
542
        6'b010000: // pop
543
        begin
544
          controls[30] = 1'b0;
545
          controls[29:28] = 2'b00;
          controls[27] = 1'b1;
547
          controls[26] = 1'b1;
548
          controls[25] = 1'b1;
549
          controls[24:23] = 2'b00;
          controls[22:21] = 2'b00;
551
          controls[20:19] = 2'b10;
552
          controls[18:17] = 2'b01;
          controls[16] = 1'b0;
          controls[15] = 1'b0;
555
          controls[14] = 1'b0;
556
          controls[13] = 1'b0;
557
          controls[12] = 1'b0;
          controls[11] = 1'b0;
559
          controls[10] = 1'b0;
560
          controls[9] = 1'b0;
561
          controls[8] = 1'b0;
          controls[7] = 1'b0;
563
          controls[6] = 1'b0;
564
          controls[5:4] = 2'b00;
          controls[3] = 1'b0;
566
          controls[2] = 1'b0;
567
          controls[1] = 1'b0;
568
          controls[0] = 1'b0;
569
        end
570
571
        6'b010001: // call
        begin
573
          controls[30] = 1'b0;
574
          controls[29:28] = 2'b01;
575
          controls[27] = 1'b0;
576
          controls[26] = 1'b1;
          controls[25] = 1'b0;
578
          controls[24:23] = 2'b01;
579
          controls[22:21] = 2'b00;
580
          controls[20:19] = 2'b10;
```

```
controls[18:17] = 2'b00;
582
          controls[16] = 1'b0;
583
          controls[15] = 1'b0;
584
          controls[14]
                       = 1'b0;
585
          controls[13] = 1'b0;
586
          controls[12] = 1'b0;
587
          controls[11] = 1'b0;
588
          controls[10] = 1'b0;
589
          controls[9] = 1'b0;
590
          controls[8] = 1'b0;
591
          controls[7] = 1'b0;
          controls[6] = 1'b1;
593
          controls[5:4] = 2'b00;
594
          controls[3] = 1'b0;
595
          controls[2] = 1'b0;
596
          controls[1] = 1'b0;
597
          controls[0] = 1'b0;
598
        end
600
        6'b010010: // return
601
        begin
602
          controls[30] = 1'b0;
          controls[29:28] = 2'b10;
604
          controls[27] = 1'b0;
605
          controls[26] = 1'b1;
606
          controls[25] = 1'b1;
607
          controls[24:23] = 2'b00;
608
          controls[22:21] = 2'b00;
609
          controls[20:19] = 2'b10;
610
          controls[18:17] = 2'b01;
          controls[16] = 1'b0;
612
          controls[15] = 1'b0;
613
          controls[14] = 1'b0;
          controls[13] = 1'b0;
615
          controls[12] = 1'b0;
616
          controls[11] = 1'b0;
617
          controls[10] = 1'b0;
          controls[9] = 1'b0;
619
          controls[8] = 1'b0;
620
          controls[7] = 1'b0;
621
          controls[6] = 1'b0;
          controls[5:4] = 2'b00;
623
          controls[3] = 1'b0;
624
          controls[2] = 1'b0;
625
626
          controls[1] = 1'b0;
          controls[0] = 1'b0;
627
        end
628
629
        6'b010011: // jb
630
```

```
begin
631
          controls[30] = 1'b1;
632
          controls[29:28] = 2'b00;
633
          controls[27] = 1'b0;
634
          controls[26] = 1'b0;
635
          controls[25] = 1'b0;
636
          controls[24:23] = 2'b00;
637
          controls[22:21] = 2'b00;
638
          controls[20:19] = 2'b00;
639
          controls[18:17] = 2'b00;
640
          controls[16] = 1'b0;
          controls[15] = 1'b0;
642
          controls[14] = 1'b1;
643
          controls[13] = 1'b0;
644
          controls[12] = 1'b0;
645
          controls[11] = 1'b0;
646
          controls[10] = 1'b0;
647
          controls[9] = 1'b0;
          controls[8] = 1'b0;
649
          controls[7] = 1'b0;
650
          controls[6] = 1'b0;
651
          controls[5:4] = 2'b00;
          controls[3] = 1'b0;
653
          controls[2] = 1'b0;
654
          controls[1] = 1'b0;
655
          controls[0] = 1'b0;
656
        end
657
658
        6'b010100: // jbe
659
        begin
          controls[30] = 1'b1;
661
          controls[29:28] = 2'b00;
662
          controls[27] = 1'b0;
          controls[26] = 1'b0;
664
          controls[25] = 1'b0;
665
          controls[24:23] = 2'b00;
666
          controls[22:21] = 2'b00;
          controls[20:19] = 2'b00;
668
          controls[18:17] = 2'b00;
669
          controls[16] = 1'b0;
670
          controls[15] = 1'b0;
          controls[14]
                       = 1'b0;
672
          controls[13]
                       = 1'b1;
673
          controls[12] = 1'b0;
674
          controls[11] = 1'b0;
          controls[10] = 1'b0;
676
          controls[9] = 1'b0;
677
          controls[8] = 1'b0;
678
          controls[7] = 1'b0;
```

```
controls[6] = 1'b0;
680
          controls[5:4] = 2'b00;
681
          controls[3] = 1'b0;
682
          controls[2] = 1'b0;
683
          controls[1] = 1'b0;
684
          controls[0] = 1'b0;
685
        end
686
687
        6'b010101: // ja
688
        begin
689
          controls[30] = 1'b1;
          controls[29:28] = 2'b00;
691
          controls[27] = 1'b0;
692
          controls[26] = 1'b0;
          controls[25] = 1'b0;
694
          controls[24:23] = 2'b00;
695
          controls[22:21] = 2'b00;
696
          controls[20:19] = 2'b00;
          controls[18:17] = 2'b00;
698
          controls[16] = 1'b0;
699
          controls[15] = 1'b0;
700
          controls[14] = 1'b0;
          controls[13] = 1'b0;
702
          controls[12] = 1'b1;
703
          controls[11] = 1'b0;
704
          controls[10] = 1'b0;
          controls[9] = 1'b0;
706
          controls[8] = 1'b0;
707
          controls[7] = 1'b0;
708
          controls[6] = 1'b0;
          controls[5:4] = 2'b00;
710
          controls[3] = 1'b0;
711
          controls[2] = 1'b0;
          controls[1] = 1'b0;
713
          controls[0] = 1'b0;
714
        end
715
716
        6'b010110: // jae
717
        begin
718
          controls[30] = 1'b1;
719
          controls[29:28] = 2'b00;
720
          controls[27] = 1'b0;
721
          controls[26] = 1'b0;
722
          controls[25] = 1'b0;
723
          controls[24:23] = 2'b00;
724
          controls[22:21] = 2'b00;
725
          controls[20:19] = 2'b00;
726
          controls[18:17] = 2'b00;
727
          controls[16] = 1'b0;
```

```
controls[15] = 1'b0;
729
          controls[14] = 1'b0;
730
                       = 1'b0;
          controls[13]
731
          controls[12]
                       = 1'b0;
732
          controls[11] = 1'b1;
733
          controls[10] = 1'b0;
734
          controls[9] = 1'b0;
735
          controls[8] = 1'b0;
736
          controls[7] = 1'b0;
737
          controls[6] = 1'b0;
738
          controls[5:4] = 2'b00;
739
          controls[3] = 1'b0;
740
          controls[2] = 1'b0;
741
          controls[1] = 1'b0;
742
          controls[0] = 1'b0;
743
        end
744
745
        6'b010111: // jg
746
747
        begin
          controls[30] = 1'b1;
748
          controls[29:28] = 2'b00;
749
          controls[27] = 1'b0;
          controls[26] = 1'b0;
751
          controls[25] = 1'b0;
752
          controls[24:23] = 2'b00;
753
          controls[22:21] = 2'b00;
754
          controls[20:19] = 2'b00;
755
          controls[18:17] = 2'b00;
756
          controls[16] = 1'b0;
757
          controls[15] = 1'b0;
          controls[14] = 1'b0;
759
          controls[13] = 1'b0;
760
          controls[12] = 1'b0;
761
          controls[11] = 1'b0;
762
          controls[10] = 1'b1;
763
          controls[9] = 1'b0;
764
          controls[8] = 1'b0;
          controls[7] = 1'b0;
766
          controls[6] = 1'b0;
767
          controls[5:4] = 2'b00;
768
          controls[3] = 1'b0;
769
          controls[2] = 1'b0;
770
          controls[1] = 1'b0;
771
          controls[0] = 1'b0;
772
773
        end
774
        6'b011000: //jge
775
        begin
776
          controls[30] = 1'b1;
```

```
controls[29:28] = 2'b00;
778
          controls[27] = 1'b0;
779
          controls[26] = 1'b0;
780
          controls[25] = 1'b0;
781
          controls[24:23] = 2'b00;
782
          controls[22:21] = 2'b00;
          controls[20:19] = 2'b00;
784
          controls[18:17] = 2'b00;
785
          controls[16] = 1'b0;
786
          controls[15] = 1'b0;
787
          controls[14] = 1'b0;
788
          controls[13] = 1'b0;
789
          controls[12] = 1'b0;
790
          controls[11] = 1'b0;
791
          controls[10] = 1'b0;
792
          controls[9] = 1'b1;
793
          controls[8] = 1'b0;
794
          controls[7] = 1'b0;
          controls[6] = 1'b0;
796
          controls[5:4] = 2'b00;
797
          controls[3] = 1'b0;
798
          controls[2] = 1'b0;
          controls[1] = 1'b0;
800
          controls[0] = 1'b0;
801
        end
802
        6'b011001: // jl
804
        begin
805
          controls[30] = 1'b1;
806
          controls[29:28] = 2'b00;
          controls[27] = 1'b0;
808
          controls[26] = 1'b0;
809
          controls[25] = 1'b0;
          controls[24:23] = 2'b00;
811
          controls[22:21] = 2'b00;
812
          controls[20:19] = 2'b00;
813
          controls[18:17] = 2'b00;
          controls[16] = 1'b0;
815
          controls[15] = 1'b0;
816
          controls[14] = 1'b0;
817
          controls[13] = 1'b0;
          controls[12] = 1'b0;
819
          controls[11] = 1'b0;
820
          controls[10] = 1'b0;
821
          controls[9] = 1'b0;
822
          controls[8] = 1'b1;
823
          controls[7] = 1'b0;
824
          controls[6] = 1'b0;
825
          controls[5:4] = 2'b00;
```

```
controls[3] = 1'b0;
827
          controls[2] = 1'b0;
828
          controls[1] = 1'b0;
829
          controls[0] = 1'b0;
830
        end
831
832
        6'b011010: // jle
833
        begin
834
          controls[30] = 1'b1;
835
          controls[29:28] = 2'b00;
836
          controls[27] = 1'b0;
837
          controls[26] = 1'b0;
838
          controls[25] = 1'b0;
839
          controls[24:23] = 2'b00;
840
          controls[22:21] = 2'b00;
841
          controls[20:19] = 2'b00;
842
          controls[18:17] = 2'b00;
843
          controls[16] = 1'b0;
                       = 1'b0;
          controls[15]
845
          controls[14]
                       = 1'b0;
846
          controls[13] = 1'b0;
847
          controls[12] = 1'b0;
          controls[11] = 1'b0;
849
          controls[10] = 1'b0;
850
          controls[9] = 1'b0;
851
          controls[8] = 1'b0;
852
          controls[7] = 1'b1;
853
          controls[6] = 1'b0;
854
          controls[5:4] = 2'b00;
855
          controls[3] = 1'b0;
          controls[2] = 1'b0;
857
          controls[1] = 1'b0;
858
          controls[0] = 1'b0;
860
        end
861
        6'b011011: // cbt
862
        begin
          controls[30] = 1'b0;
864
          controls[29:28] = 2'b00;
865
          controls[27] = 1'b0;
866
          controls[26] = 1'b0;
          controls[25] = 1'b0;
868
          controls[24:23] = 2'b00;
869
          controls[22:21] = 2'b01;
870
          controls[20:19] = 2'b10;
871
          controls[18:17] = 2'b01;
872
          controls[16] = 1'b1;
873
          controls[15] = 1'b0;
874
          controls[14] = 1'b0;
```

```
controls[13] = 1'b0;
876
          controls[12] = 1'b0;
877
          controls[11] = 1'b0;
878
          controls[10] = 1'b0;
879
          controls[9] = 1'b0;
880
          controls[8] = 1'b0;
881
          controls[7] = 1'b0;
882
          controls[6] = 1'b0;
883
          controls[5:4] = 2'b00;
884
          controls[3] = 1'b0;
885
          controls[2] = 1'b0;
886
          controls[1] = 1'b0;
887
          controls[0] = 1'b0;
888
         end
889
890
         6'b011100: // trf
891
         begin
892
          controls[30] = 1'b0;
          controls[29:28] = 2'b00;
894
          controls[27] = 1'b0;
895
          controls[26] = 1'b1;
896
          controls[25] = 1'b1;
          controls[24:23] = 2'b00;
898
          controls[22:21] = 2'b00;
899
          controls[20:19] = 2'b10;
900
          controls[18:17] = 2'b01;
          controls[16] = 1'b0;
902
          controls[15] = 1'b0;
903
          controls[14] = 1'b0;
904
          controls[13] = 1'b0;
          controls[12] = 1'b0;
906
          controls[11] = 1'b0;
907
          controls[10] = 1'b0;
908
          controls[9] = 1'b0;
909
          controls[8] = 1'b0;
910
          controls[7] = 1'b0;
911
          controls[6] = 1'b0;
912
          controls[5:4] = 2'b00;
913
          controls[3] = 1'b0;
914
          controls[2] = 1'b0;
915
          controls[1] = 1'b0;
916
          controls[0] = 1'b1;
917
         end
918
919
         6'b011101: // pr
920
         begin
921
          controls[30] = 1'b0;
922
          controls[29:28] = 2'b00;
923
          controls[27] = 1'b0;
```

```
controls[26] = 1'b0;
925
          controls[25] = 1'b0;
926
          controls[24:23] = 2'b00;
927
          controls[22:21] = 2'b00;
928
          controls[20:19] = 2'b00;
929
          controls[18:17] = 2'b00;
930
          controls[16] = 1'b0;
931
          controls[15] = 1'b0;
932
          controls[14] = 1'b0;
933
          controls[13] = 1'b0;
934
          controls[12] = 1'b0;
          controls[11] = 1'b0;
936
          controls[10] = 1'b0;
937
          controls[9] = 1'b0;
938
          controls[8] = 1'b0;
939
          controls[7] = 1'b0;
940
          controls[6] = 1'b0;
941
          controls[5:4] = 2'b00;
          controls[3] = 1'b1;
943
          controls[2] = 1'b1;
944
          controls[1] = 1'b0;
945
          controls[0] = 1'b0;
946
         end
947
948
         6'b011110: // cbr
949
         begin
          controls[30] = 1'b0;
951
          controls[29:28] = 2'b00;
952
          controls[27] = 1'b0;
953
          controls[26] = 1'b0;
          controls[25] = 1'b0;
955
          controls[24:23] = 2'b00;
956
          controls[22:21] = 2'b10;
957
          controls[20:19] = 2'b10;
958
          controls[18:17] = 2'b01;
959
          controls[16] = 1'b1;
960
          controls[15] = 1'b0;
          controls[14] = 1'b0;
962
          controls[13] = 1'b0;
963
          controls[12] = 1'b0;
964
          controls[11] = 1'b0;
          controls[10] = 1'b0;
966
          controls[9] = 1'b0;
967
          controls[8] = 1'b0;
968
          controls[7] = 1'b0;
          controls[6] = 1'b0;
970
          controls[5:4] = 2'b00;
971
          controls[3] = 1'b0;
972
          controls[2] = 1'b0;
```

```
controls[1] = 1'b0;
974
           controls[0] = 1'b0;
975
976
         end
977
         6'b011111: // rtr
978
         begin
979
           controls[30] = 1'b0;
980
           controls[29:28] = 2'b00;
981
           controls[27] = 1'b0;
982
           controls[26] = 1'b1;
983
           controls[25] = 1'b0;
984
           controls[24:23] = 2'b10;
985
           controls[22:21] = 2'b00;
986
           controls[20:19] = 2'b10;
987
           controls[18:17] = 2'b00;
988
           controls[16] = 1'b0;
989
           controls[15] = 1'b0;
990
           controls[14] = 1'b0;
           controls[13]
                        = 1'b0;
992
           controls[12] = 1'b0;
993
           controls[11] = 1'b0;
994
           controls[10] = 1'b0;
           controls[9] = 1'b0;
996
           controls[8] = 1'b0;
997
           controls[7] = 1'b0;
998
           controls[6] = 1'b1;
           controls[5:4] = 2'b00;
1000
           controls[3] = 1'b0;
1001
           controls[2] = 1'b0;
1002
           controls[1] = 1'b1;
           controls[0] = 1'b0;
1004
         end
1005
1006
         6'b100000: // rr
1007
         begin
1008
           controls[30] = 1'b0;
1009
           controls[29:28] = 2'b00;
1010
           controls[27] = 1'b0;
1011
           controls[26] = 1'b0;
           controls[25] = 1'b0;
           controls[24:23] = 2'b00;
1014
           controls[22:21] = 2'b00;
1015
           controls[20:19] = 2'b00;
           controls[18:17] = 2'b00;
1017
1018
           controls[16] = 1'b0;
           controls[15] = 1'b0;
1019
           controls[14] = 1'b0;
           controls[13] = 1'b0;
1021
           controls[12] = 1'b0;
1022
```

```
controls[11] = 1'b0;
           controls[10] = 1'b0;
1024
           controls[9] = 1'b0;
1025
           controls[8] = 1'b0;
1026
           controls[7] = 1'b0;
1027
           controls[6] = 1'b0;
1028
           controls[5:4] = 2'b00;
1029
           controls[3] = 1'b1;
1030
           controls[2] = 1'b0;
1031
           controls[1] = 1'b0;
1032
           controls[0] = 1'b0;
1033
         end
1034
1035
         default:
1036
         begin
1037
           controls[30] = 1'b0;
1038
           controls[29:28] = 2'b00;
1039
           controls[27] = 1'b0;
1040
           controls[26] = 1'b0;
1041
           controls[25] = 1'b0;
1042
           controls[24:23] = 2'b00;
1043
           controls[22:21] = 2'b00;
1044
           controls[20:19] = 2'b00;
1045
           controls[18:17] = 2'b00;
1046
           controls[16] = 1'b0;
1047
           controls[15] = 1'b0;
1048
           controls[14] = 1'b0;
1049
           controls[13] = 1'b0;
1050
           controls[12] = 1'b0;
1051
           controls[11] = 1'b0;
1052
           controls[10] = 1'b0;
1053
           controls[9] = 1'b0;
1054
           controls[8] = 1'b0;
           controls[7] = 1'b0;
1056
           controls[6] = 1'b0;
1057
           controls[5:4] = 2'b00;
1058
           controls[3] = 1'b0;
           controls[2] = 1'b0;
1060
           controls[1] = 1'b0;
1061
           controls[0] = 1'b0;
1062
         end
1063
1064
       endcase
1065
      end
1066
1067
1068 endmodule
```

Listing A.3: Control_Unit

Data_Memory.sv

```
*****************************
2 * File name
        Data_Memory.sv
4 * Description
        This module describes RAM.
        WIDTH - This is the WIDTH of the input/output data and the address used to read/
      \hookrightarrow write.
8 * Inputs
        clk – The clock for the system.
9
        memory_write_enable - This is a control signal that indicates if the data at the input
      \hookrightarrow should be written or not.
        address_rw - This is the address that is used to read/write.
13
        data_in - This is the data that will be written to the memory at the address given at
15
      \hookrightarrow the input.
16 * Outputs
        data_out — This is the data that is read from the address at the input.
18 * Author
        Sreethyan Aravinthan (UCL)
19
  21
22 module Data_Memory
23 #(
   parameter WIDTH = 1
24
25
26
   input logic clk,
27
   {\color{red} input\ logic\ memory\_write\_enable},
   input logic [WIDTH -1:0] address_rw,
   input logic [WIDTH -1:0]data_in,
   output logic [WIDTH -1:0]data_out
31
32 );
33
    logic [WIDTH -1:0]RAM[2**WIDTH -1:0];
34
35
   always\_comb
36
    begin
37
     data\_out = RAM[address\_rw];
38
39
40
    always_ff@(posedge clk)
41
42
     if(memory\_write\_enable == 1'b1)
43
     begin
```

```
45 RAM[address_rw] = data_in;
46 end
47 end
48
49 endmodule
```

Listing A.4: Data_Memory

Flags_Register.sv

```
*******************************
2 * File name
       Flags_Register.sv
4 * Description
       This module is a register with an enable signal. This is for the flags.
6 * Parameters
       NONE
8 * Inputs
       clk – The clock for the system.
       rst - Signal to reset the system to the default values.
11
12
       flags_reg_write_enable — This is an enable signal that allows the the contents of the
13
      → register to be updated if this is set and it is the positive edge of the clock.
14
       d – This is the input data to the flags register.
  * Outputs
16
       {\bf q} — This is the output data to the flags register.
17
  * Author
       Sreethyan Aravinthan (UCL)
  20
21
  module Flags_Register
22
23
   input logic clk,
24
   input logic rst,
25
   input logic flags_reg_write_enable,
   input logic d[3:0],
   output logic q[3:0]
28
29
30
   logic zero[3:0];
31
32
   always\_comb
33
   begin
     zero[3] = 1'b0;
35
     zero[2] = 1'b0;
36
     zero[1] = 1'b0;
37
```

```
zero[0] = 1'b0;
    end
39
40
    // asynchronus register
41
    always_ff@(posedge clk, posedge rst)
42
43
      // if reset is 1 then set the output to 0
44
      if(rst == 1)
45
      begin
46
       q \le zero;
      end
48
      // else set the output to the input value
49
      else if(flags_reg_write_enable == 1)
50
      begin
51
       q \ll d;
      end
    end
54
56 endmodule
```

Listing A.5: Flags_Register

$General_Purpose_Register_File.sv$

```
*****************************
       \hookrightarrow
2 * File name
        General_Purpose_Register_File.sv
4 * Description
        This module describes a register file.
6 * Parameters
        ADDR_WIDTH_RF - This indicates the width of the address.
        DATA_WIDTH - This is the width of the data written or read.
9
  * Inputs
        clk – The clock for the system.
        general_register_write_enable - This control signal will write the data given by
13
       → general_register_write_data at the address indicated by address_3 if set to 1 and it is
       \hookrightarrow the positive edge of the clock.
14
        stack_write_enable - This control signal will write the data given by
15
       → stack_register_write_data at the address indicated by address_3 if set to 1 and it is the
       \hookrightarrow positive edge of the clock.
16
        address_1 — This indicates which register to be accessed in the register file.
17
18
        address_2 — This indicates which register to be accessed in the register file.
19
20
```

```
address_3 — This indicates which register to be accessed in the register file.
22
        general_register_write_data — This is the data that can be written to any register apart
23
       \hookrightarrow from the 1st register in the register file.
24
        stack_register_write_data - This is the data that can be written to only the 1st register
25
       \hookrightarrow in the register file.
26 * Outputs
        read_data_1 - This is the data that is read from the register file at address_1.
27
28
        read_data_2 - This is the data that is read from the register file at address_2.
29
   * Author
30
        Sreethyan Aravinthan (UCL)
31
   ****************************
33
34 module General_Purpose_Register_File
35
    parameter ADDR_WIDTH_RF = 1,
    parameter DATA_WIDTH = 1
37
38
39
    input logic clk,
40
    input logic general_register_write_enable,
41
    input logic stack_write_enable,
    input logic [ADDR_WIDTH_RF - 1:0] address_1,
    input logic [ADDR_WIDTH_RF - 1:0] address_2,
44
    input logic [ADDR_WIDTH_RF -1:0] address_3,
45
    input logic [DATA_WIDTH - 1:0] general_register_write_data,
46
    input logic [DATA_WIDTH - 1:0] stack_register_write_data,
47
    output logic [DATA_WIDTH -1:0] read_data_1,
    output logic [DATA_WIDTH - 1:0] read_data_2
49
50
52
    // regsiter file
    logic [DATA\_WIDTH - 1:0] registers [2**ADDR\_WIDTH\_RF - 1:0];
54
    // data read from address pointed by address_1 and address_2
    always\_comb
56
    begin
57
     read_data_1 = registers[address_1];
58
     read_data_2 = registers[address_2];
60
61
    // write data if enable signal is set and positive edge of the clock
62
    always_ff@(posedge clk)
64
     if(general\_register\_write\_enable == 1'b1)
65
66
       registers[address_3] <= general_register_write_data;
```

```
68 end
69 if(stack_write_enable == 1'b1)
70 begin
71 registers[0] <= stack_register_write_data;
72 end
73 end
74
75 endmodule
```

Listing A.6: General_Purpose_Register_File

$Instruction_Memory.sv$

```
\hookrightarrow
2 * File name
       Instruction_Memory.sv
4 * Description
       This module describes a 2-port ROM.
6 * Parameters
       ADDR_WIDTH_IM - This is the width of the address field.
       INSTR_WIDTH - This is the width of the instruction.
9
       FILE_NAME — This is the name of the file that will be loaded and set as default values.
11
12 * Inputs
       address_1 — This is the address that is wished to be accessed.
13
14
       address_2 - This is the address that is wished to be accessed.
15
16 * Outputs
       read_data_1 - This is the value at address_1.
18
       read_data_2 - This is the value at address_2.
19
_{20} * Author
       Sreethyan Aravinthan (UCL)
21
  ***********************************
22
23
24 module Instruction_Memory
25 #(
   parameter ADDR_WIDTH_IM = 1,
   parameter INSTR_WIDTH = 1,
   parameter FILE_NAME = "out.mem"
28
29
30 (
   input logic [ADDR_WIDTH_IM - 1:0] address_1,
31
   input logic [ADDR_WIDTH_IM -1:0] address_2,
   output logic [INSTR\_WIDTH - 1:0]read_data_1,
   output logic [INSTR_WIDTH - 1:0]read_data_2
34
35 );
```

```
logic [INSTR\_WIDTH - 1:0]ROM[2**ADDR\_WIDTH\_IM - 1:0];
37
38
    initial
39
    begin
40
     $readmemb(FILE_NAME, ROM);
42
43
    always\_comb
44
    begin
45
     read_data_1 = ROM[address_1];
46
     read_data_2 = ROM[address_2];
47
    end
48
50 endmodule
```

Listing A.7: Instruction_Memory

Jump_Logic.sv

```
_2 * File name
      Jump_Logic.sv
4 * Description
      This module describes how the flags for the jump instructions should be set so that the
     \hookrightarrow instructions work.
6 * Parameters
      NONE
8 * Inputs
      INPUTS ARE CONNECTED TO THE OTHER BLOCKS THAT CONNECT TO THE
     → DATAPATH
10 * Outputs
      OUTPUTS ARE CONNECTED TO THE OTHER BLOCKS THAT CONNECT TO
     → THE DATAPATH
12 * Author
      Sreethyan Aravinthan (UCL)
16 module Jump_Logic
17 (
   // control signals
   input logic jump_zero_control,
   input logic jump_below_control,
20
   input logic jump_below_equal_control,
21
   input logic jump_above_control,
   input logic jump_above_equal_control,
   input logic jump_greater_control,
   input logic jump_greater_equal_control,
```

```
input logic jump_less_control,
    input logic jump_less_equal_control,
27
     // flags
28
    input logic zero_flag,
29
    input logic carry_flag,
30
    input logic sign_flag,
    input logic overflow_flag,
32
    output logic jump_logic_out
33
34
35
    logic jz_out;
36
    logic jb_out;
37
    logic jbe_out;
38
    logic jbe_1_out;
    logic ja_out;
40
    logic ja_1_out;
    logic jae_out;
    logic jae_1_out;
    logic jg_out;
44
    logic jg_1_out;
45
    logic jg_2out;
46
    logic jg_3_out;
    logic jge_out;
48
    logic jge_1_out;
49
    logic jl_out;
50
    logic jl_1_out;
51
    logic jle_out;
    logic jle_1_out;
    logic jle_2_out;
54
    // instantiate logic for jump zero instruction
56
    and jz(jz_out, jump_zero_control, zero_flag);
    // isntantiate logic for jump below instrucion
59
    and jb(jb_out, jump_below_control, carry_flag);
60
61
    // instantiate logic doe the jump below equal instruction
    or jbe_1(jbe_1_out, carry_flag, zero_flag);
63
    and jbe(jbe_out, jump_below_equal_control, jbe_1_out);
64
65
    // instantiate logic for jump above instruction
66
    nand ja_1(ja_1_out, carry_flag, zero_flag);
67
    and ja(ja_out, jump_above_control, ja_1_out);
68
69
    // instantiate logic for jump above equal instruction
    not jae_1(jae_1_out, carry_flag);
71
    and jae(jae_out, jump_above_equal_control, jae_1_out);
72
73
    // instantiate logic for jump greater instruction
```

```
not jg_1(jg_1_out, zero_flag);
    xnor jg_2(jg_2_out, sign_flag, overflow_flag);
     and jg_3(jg_3_out, jg_1_out, jg_2_out);
77
     and jg(jg_out, jump_greater_control, jg_3_out);
78
79
     // instantiate logic for jump greater equal instruction
80
     xnor jge_1(jge_1_out, sign_flag, zero_flag);
81
     and jge(jge_out, jump_greater_equal_control, jge_1_out);
82
83
     // instantiate logic for jump less instruction
84
     xor jl_1(jl_1_out, sign_flag, zero_flag);
85
     and jl(jl_out, jump_less_control, jl_1_out);
86
87
     // instantiate logic for jump less equal instruction
     xor jle_1(jle_1_out, sign_flag, carry_flag);
89
     or jle_2(jle_2_out, zero_flag, jle_1_out);
90
     and jle(jle_out, jump_less_equal_control, jle_2_out);
91
     or selctor(jump_logic_out, jz_out, jb_out, jbe_out, ja_out, jae_out, jg_out, jge_out, jl_out,
93
        \rightarrow jle_out);
94
95 endmodule
```

Listing A.8: Jump_Logic

Multiplexer.sv

```
**********************************
2 * File name
       Multiplexer.sv
  * Description
       This module describes how a multiplexer works.
6 * Parameters
       NUM\_OF\_CONTROL\_SIGNALS - Number of control signals
       WIDTH - Number of bits for each input in the multiplexer
9
10 * Inputs
       control_signals — Used to select a certain input data.
11
       data – Set of inputs put sent into the multiplexer.
  * Outputs
14
       multiplexer_out — Output data choosen from the set of inputs.
15
16
       Sreethyan Aravinthan (UCL)
  ************************************
20 module Multiplexer
21 #(
```

```
parameter NUM_OF_CONTROL_SIGNALS = 1,
    parameter WIDTH = 1
24
25
    input logic [NUM_OF_CONTROL_SIGNALS - 1:0]control_signals,
26
    input logic [WIDTH - 1:0]data[2**NUM_OF_CONTROL_SIGNALS - 1:0],
    output logic [WIDTH - 1:0]multiplexer_out
28
29 );
30
    // combinational logic
31
    always\_comb
32
33
     // select the correct data
34
     multiplexer\_out = data[control\_signals];
36
37
38 endmodule
```

Listing A.9: Multiplexer

Register.sv

```
*************************************
2 * File name
       Register.sv
4 * Description
       This module describes how a register.
6 * Parameters
       WIDTH - Number of bits for the input data.
8 * Inputs
       clk – The clock for the system.
       rst – Signal to reset the system to the default values.
11
       d – This is the input to the register.
14 * Outputs
       {\bf q} — This is the output of the register.
16 * Author
       Sreethyan Aravinthan (UCL)
17
  19
20 module Register
21 #(
   parameter WIDTH = 1
23
24
   input logic clk, // clock signal
25
   input logic rst, // reset signal
```

```
input logic [WIDTH -1:0] d, // input signal
    output logic [WIDTH -1:0] q // output signal
29
30
    // asynchronus register
31
    always_ff@(posedge clk, posedge rst)
33
      // if reset is 1 then set the output to 0
34
     if(rst == 1)
35
     begin
36
       q <= 0;
37
      end
38
      else // else set the output to the input value
39
      begin
       q \ll d;
41
      end
42
    end
43
45 endmodule
```

Listing A.10: Register

Datapath.sv

```
******************************
     \hookrightarrow
2 * File name
      Datapath.sv
4 * Description
      This module describes how the components of the datapath are connected.
6 * Parameters
      NONE
8 * Inputs
      clk – The clock for the system.
      rst – Signal to reset the system to the default values.
      OTHER INPUTS ARE CONNECTED TO THE OTHER BLOCKS THAT CONNECT
     \hookrightarrow TO THE DATAPATH
14 * Outputs
      OUTPUTS ARE CONNECTED TO THE OTHER BLOCKS THAT CONNECT TO
     → THE DATAPATH
16 * Author
      Sreethyan Aravinthan (UCL)
17
20 'include "ALU.sv"
21 'include "ALU_advanced.sv"
<sup>22</sup> 'include "Multiplexer.sv"
```

```
'include "Register.sv"
   'include "General_Purpose_Register_File.sv"
   'include "Flags_Register.sv"
   "include "Jump_Logic.sv"
27
   module Datapath
28
29
    input logic clk,
30
    input logic rst,
    // Instruction memory
    output logic [15:0]address_1,
33
    output logic [15:0]address_2,
34
    input logic [15:0]read_address_1,
35
    input logic [15:0]read_address_2,
    // Data memory
37
      output logic [15:0]address_rw,
38
      output logic [15:0]data_in,
39
      input logic [15:0]data_out,
    // Control signals
41
    input logic pc_increment_control,
42
    input logic [1:0] pc_control,
43
    input logic general_register_write_enable,
    input logic stack_write_enable,
45
    input logic stack_control,
46
    input logic [1:0] write_data_enable,
    input logic [1:0] ALU_source_1,
    input logic [1:0] ALU_source_2,
49
    input logic [1:0] ALU_control,
50
    input logic flags_write_enable,
    input logic jump_zero_control,
    input logic jump_below_control,
53
    input logic jump_below_equal_control,
    input logic jump_above_control,
56
    input logic jump_above_equal_control,
    input logic jump_greater_control,
57
    input logic jump_greater_equal_control,
    input logic jump_less_control,
    input logic jump_less_equal_control,
    input logic [1:0] general_register_result_select,
61
    // Communications Processor Signals
62
    input logic [15:0] RAM_rx_data_out, // gpp
    input logic data_rx_flag, // gpp
64
    input logic gpp_trf_cp, // gpp
65
    output logic [15:0] gpp_tx_data // gpp
66
67
68
    // constants
69
    localparam [15:0] zero = 16'h0000;
70
    localparam [15:0] one = 16'h0001;
```

```
localparam [15:0] two = 16'h0002;
     // signals
74
     logic [15:0] branch_mux_data[1:0];
75
     logic [15:0] branch_mux_out;
76
     logic [15:0] general_register_result_select_out;
     logic [15:0] pc_control_data_mux [3:0];
     logic [15:0] next_PC;
79
     logic branch_result;
80
     logic pc_increment_choose_out;
     logic [15:0] pc_increment_mux_out;
82
     logic [15:0] pc_increment_data_mux [1:0];
83
     logic [15:0] ALU_out;
84
     logic [15:0] WD_control_data_mux[3:0];
     logic [15:0] ALU_source_2_data_mux[3:0];
86
     logic [15:0] ALU_source_2_mux_out;
87
     logic zero_flag;
     logic carry_flag;
     logic sign_flag;
90
     logic overflow_flag;
91
     logic [15:0] general_register_result_select_data_mux [3:0];
     logic [15:0] reg_read_data_1;
     logic [15:0] stack_control_data_mux [1:0];
94
     logic [15:0] stack_control_mux_out;
95
     logic flags_in [3:0];
96
     logic flags_out [3:0];
97
98
     logic [15:0] ALU_source_1_data_mux[3:0];
99
     logic [15:0] ALU_source_1_mux_out;
100
     always_comb
     begin
      branch_mux_data[1] = read_address_2;
104
      pc\_control\_data\_mux[0] = branch\_mux\_out;
106
      pc\_control\_data\_mux[1] = read\_address\_2;
107
      pc_control_data_mux[2] = general_register_result_select_out;
      // \text{ pc\_control\_data\_mux}[3] = ;
109
110
      pc\_increment\_data\_mux[0] = one;
      pc\_increment\_data\_mux[1] = two;
113
      ALU_source_2_data_mux[0] = data_in;
114
      ALU\_source\_2\_data\_mux[1] = read\_address\_2;
115
      ALU\_source\_2\_data\_mux[2] = one;
116
      // ALU_source_2_data_mux
117
118
      general_register_result_select_data_mux[0] = data_out;
119
      general\_register\_result\_select\_data\_mux[1] = ALU\_out;
120
```

```
general_register_result_select_data_mux[2] = reg_read_data_1;
      general_register_result_select_data_mux[3] = read_address_2;
122
123
      stack\_control\_data\_mux[0] = zero;
      stack\_control\_data\_mux[1] = one;
126
      flags_in[3] = zero_flag;
      flags_in[2] = carrv_flag;
128
      flags_in[1] = sign_flag;
129
      flags_in[0] = overflow_flag;
130
      WD_control_data_mux[2] = RAM_rx_data_out;
      ALU\_source\_1\_data\_mux[0] = reg\_read\_data\_1;
134
      ALU_source_1_data_mux[1] = gpp_trf_cp;
135
      ALU_source_1_data_mux[2] = data_rx_flag;
136
      // ALU_source_1_data_mux_out[3] =
137
      gpp_tx_data = general_register_result_select_out;
139
140
141
     // instantiating branch multiplexer
142
     Multiplexer #(1, 16) branch_multiplexer(branch_result, branch_mux_data, branch_mux_out);
143
144
     // instantiating pc control multiplexer
145
     Multiplexer #(2, 16) pc_control_multiplexer(pc_control, pc_control_data_mux, next_PC);
146
147
     // instantiate pc register
148
     Register #(16) pc_register(clk, rst, next_PC, address_1);
149
150
     // instantiate adder to see the next instruction
     ALU \#(16) pc_adder(address_1, one, 2'b00, address_2);
154
     // instantiate xor for which will be the control for choosing if the increment is 1 or 2
     xor pc_increment_choose(pc_increment_choose_out, branch_result, pc_increment_control);
156
     // instantiate pc increment multiplexer
     Multiplexer #(1, 16) pc_increment_multiplexer(pc_increment_choose_out,
158
        → pc_increment_data_mux, pc_increment_mux_out);
159
     // instantiate pc increment adder
     ALU #(16) pc_increment_adder(address_1, pc_increment_mux_out, 2'b00, branch_mux_data
161
        \hookrightarrow [0]);
162
     // instantiate register file
     General_Purpose_Register_File #(5, 16) register_file_0(clk, general_register_write_enable,
164
        ⇒ stack_write_enable, read_address_1[9:5], read_address_1[4:0], read_address_1[4:0],
        \hookrightarrow general_register_result_select_out, ALU_out, reg_read_data_1, WD_control_data_mux[0]);
```

```
// instantiate stack control multiplexer
166
    Multiplexer #(1, 16) stack_control_multiplexer(stack_control, stack_control_data_mux,
167
       \hookrightarrow stack_control_mux_out);
168
     // instantiate a subber for correct stack access
169
    ALU #(16) stack_access_subber(reg_read_data_1, stack_control_mux_out, 2'b01, address_rw);
170
     // instantiate WD control multiplexer
172
    Multiplexer #(2, 16) WD_control_multiplexer(write_data_enable, WD_control_data_mux,
       \hookrightarrow data_in);
     // instantiate adder for return address
    ALU #(16) return_address_adder(address_2, one, 2'b00, WD_control_data_mux[1]);
177
    // instantiate ALU source 1 multiplexer
178
    Multiplexer #(2, 16) ALU_source_1_multiplexer(ALU_source_1, ALU_source_1_data_mux,
179
       \hookrightarrow ALU_source_1_mux_out);
     // instantiate ALU source 2 multiplexer
181
    Multiplexer #(2, 16) ALU_source_2_multiplexer(ALU_source_2, ALU_source_2_data_mux,
182
       \hookrightarrow ALU_source_2_mux_out);
    // instantiate ALU
184
    ALU_advanced #(16) ALU_0(ALU_source_1_mux_out, ALU_source_2_mux_out, ALU_control,
185
       → ALU_out, zero_flag, carry_flag, sign_flag, overflow_flag);
186
     // instantiate zero register
187
    Flags_Register flag_reg(clk, rst, flags_write_enable, flags_in, flags_out);
188
189
    // instantiate jump logic
    Jump_Logic jump_logic_0(jump_zero_control, jump_below_control, jump_below_equal_control,
191
        → jump_above_control, jump_above_equal_control, jump_greater_control,
       → jump_greater_equal_control, jump_less_control, jump_less_equal_control, flags_out[3],
       \hookrightarrow flags_out[2], flags_out[1], flags_out[0], branch_result);
192
     // instantiate general register result selector
193
    Multiplexer #(2, 16) general_register_result_select_multiplexer(general_register_result_select,
       → general_register_result_select_data_mux, general_register_result_select_out);
195
196 endmodule
                                    Listing A.11: Datapath
   GPP.sv
       2 * File name
```

GPP.sv

```
4 * Description
        This module instantiates the Datapath and control unit and connects them together.
6 * Parameters
        NONE
8 * Inputs
        clk – The clock for the system.
        rst – Signal to reset the system to the default values.
11
        OTHER INPUTS ARE CONNECTED TO THE OTHER BLOCKS THAT CONNECT
13
      → TO THE DATAPATH
14 * Outputs
        OUTPUTS ARE CONNECTED TO THE OTHER BLOCKS THAT CONNECT TO
      → THE DATAPATH
16 * Author
        Sreethyan Aravinthan (UCL)
17
20 module GPP
21
   input logic clk,
22
     input logic rst,
23
     // Instruction memory
24
     output logic [15:0]address_1,
25
     output logic [15:0]address_2,
26
     input logic [15:0]read_address_1,
27
     input logic [15:0]read_address_2,
28
     // Data memory
29
     output logic [15:0]address_rw,
30
     output logic [15:0]data_in,
31
     input logic [15:0]data_out,
32
    // Control Signals
33
   output logic memory_write_enable,
   output logic enable_rtr,
35
   output logic gpp_rtr_cp,
36
   output logic gpp_rtr_dp,
37
   output logic gpp_trf_dp,
    // Communications Processor Signals
   input logic [15:0] RAM_rx_data_out, // gpp
40
    input logic data_rx_flag, // gpp
41
    input logic gpp_trf_cp, // gpp
   output logic [15:0] gpp_tx_data // gpp
43
44 );
45
     // Control signals
   logic pc_increment_control;
47
   logic [1:0] pc_control;
48
   logic general_register_write_enable;
   logic stack_write_enable;
```

```
logic stack_control;
    logic [1:0] write_data_enable;
52
    logic [1:0] ALU_source_1;
    logic [1:0] ALU_source_2;
54
    logic [1:0] ALU_control;
    logic flags_write_enable;
56
    logic jump_zero_control;
57
    logic jump_below_control;
58
    logic jump_below_equal_control;
59
    logic jump_above_control;
60
    logic jump_above_equal_control;
61
    logic jump_greater_control;
62
    logic jump_greater_equal_control;
63
    logic jump_less_control;
    logic jump_less_equal_control;
65
    logic [1:0] general_register_result_select;
66
67
    Datapath datapath_processor(clk,
68
69
               address_1,
70
               address_2,
71
               read\_address\_1,
               read_address_2,
73
               address_rw,
               data_in,
75
               data_out,
76
                pc_increment_control,
77
               pc_control,
78
               general_register_write_enable,
79
               stack_write_enable,
               stack_control,
81
                write_data_enable,
82
                ALU_source_1,
                ALU_source_2,
84
                ALU_control,
85
               flags_write_enable,
86
               jump_zero_control,
               jump_below_control,
88
               jump_below_equal_control,
89
               jump_above_control,
90
               jump_above_equal_control,
               jump_greater_control,
92
               jump_greater_equal_control,
93
               jump_less_control,
94
               jump_less_equal_control,
               general_register_result_select,
96
               RAM_rx_data_out, // gpp
97
               data_rx_flag, // gpp
98
               gpp_trf_cp, // gpp
99
```

```
gpp_tx_data); // gpp
100
101
102
103
     Control_Unit cu_processor (read_address_1[15:10],
                pc\_increment\_control,
104
                pc_control,
105
                general_register_write_enable,
106
                stack_write_enable,
107
                stack_control,
108
                write\_data\_enable,
109
                 ALU_source_1,
110
                ALU_source_2,
111
                 ALU_control,
112
                flags\_write\_enable,
                jump_zero_control,
114
                jump\_below\_control,
115
                jump\_below\_equal\_control,
                jump_above_control,
117
                jump_above_equal_control,
118
                jump_greater_control,
119
                jump\_greater\_equal\_control,
120
                jump_less_control,
121
                jump_less_equal_control,
122
                memory\_write\_enable,
123
                {\tt general\_register\_result\_select},
124
                enable_rtr,
125
                gpp_rtr_cp,
126
                gpp_rtr_dp,
127
                gpp_trf_dp);
128
129
130 endmodule
```

Listing A.12: GPP

Appendix B

\mathbf{CP}

Control_Plane.sv

```
**********************
2 * File name
        comms_processor.sv
4 * Description
        This module describes how the control plane works.
        NONE
8 * Inputs
        clk – The clock for the system.
10
        rst – Signal to reset the system to the default values.
11
        node_id - This will be the id that will be given to the node in the system. NOTE:
       \hookrightarrow EACH NODE MUST HAVE A DIFFERENT ID OTHERWISE THERE WILL BE
       \hookrightarrow ISSUES IN TX/RX.
        max_node — This shows the maximum number of nodes in the ring topology.
15
16
        data_rx_complete_flag - This flag will reset the data_rx_flag. The value for this is sent
17
       \hookrightarrow from the data plane reciever.
18
        control_rx_packet — This is the packet that will be recieved on the control plane.
19
20
        data_tx_complete_flag - This flag will reset the data_tx_flag. The value for this is sent
       \hookrightarrow from the data plane transmitter.
        RAM_tx_data_out - This input has the value equal to the top of the RAM of the data
23
       \hookrightarrow plane tx RAM.
```

```
sp_tx_current — This has the value of the stack pointer from the data plane tx RAM.
       \hookrightarrow This is used to see if the data plane tx RAM is empty or not.
26
         enable_rtr - This is a control signal that will allow the GPP to retrive data from the CP
27
       \hookrightarrow if it is possible.
28
         gpp_rtr_cp - This is a control signal that pauses rx from gpp so that gpp can retrive
29
       \hookrightarrow data from rx RAM.
30 * Outputs
         control_tx_packet - This is the packet that is transmitted on the control plane.
31
         data_rx_node_id — This is the value that is sent to a control unit which sets the
33
       → wavelength/spatial channel of the reciever.
         data_tx_flag - This is a flag which indicates if the node is transmitting data on the data
35
       \rightarrow plane.
36
         data_rx_flag - This is used to show the control plane if data is being received on the
       \hookrightarrow data plane. Thus the control plane will not say yes for another ping if set. This is also
       → a flag that is used by the GPP to see if it can retrive data from the data plane receiver
       \hookrightarrow . This will be connected to the ALU_src_1.
         gpp_trf_cp - this is a flag that is used by the GPP to transfer data from the GPP RAM
39
       → to the data plane transmitter RAM. This will be connected to the ALU_src_1.
40 * Author
         Sreethyan Aravinthan (UCL)
41
   *******************************
42
43
44 module Control_Plane
    input logic clk,
46
    input logic rst,
47
    input shortint node_id,
    input shortint max_node,
    input logic data_rx_complete_flag, // ***
50
    input logic [31:0] control_rx_packet,
    input logic data_tx_complete_flag, // ***
    input logic [15:0] RAM_tx_data_out, // ***
    input logic [15:0] sp_tx_current, // ***
54
    input logic enable_rtr,
    input logic gpp_rtr_cp,
    output logic [31:0] control_tx_packet,
57
    output logic [15:0] data_rx_node_id,
58
    output logic data_tx_flag, // ***
    output logic data_rx_flag,
    output logic gpp_trf_cp
61
62
63
    // COMMENT ALL THE CODE AND MAKE SURE ALL THE VARIABLE NAMES ARE
```

```
// SNESIBLE. FURTHERMORE THE VAIRABLES THAT ARE LINKED BETWEEN
      \hookrightarrow THE
    // MODULES SHOULD HAVE THE SAME NAME TO AVOID CONFUSION
67
    // MAKE SURE THE CORRECT CONTROL SIGNALS AND LOGIC IS APPLIED TO
     \hookrightarrow THE
   // SYSTEM. BELOW IS HOW TO DO IT FOR BOTH THE TX AND RX
69
70
   // THEN MAKE THE LINK BETWEEN GPP AND COMMS_PROCESSOR
71
    // THEN CREATE THE INSTRUCTIONS THAT ARE NECESSARY
73
74
    // HOW SHOULD THE DATA FROM THE GPP RAM BE PLACED INTO THE TX
      \hookrightarrow RAM
   // MAKE PHYSICAL CONNECTION BETWEEN GPP RAM AND TX RAM
   // OUTPUT FROM THE CONTROL PLANE IF THERE ARE ENOUGH CLOCK
      → CYCLES TO
    // THIS RESULT SHOULD BE CONNECTED TO ALU SRC 1
    // UPON CHECKING IF IT IS OK TO TRANSMIT THEN TRANSFER THE DATA
   // ELSE DO NOT TRANSMIT AND TRY AGAIN LATER
   // NEED TO CREATE TWO INSTRUCTIONS
   // 1ST INSTR: TO COMPARE SEE IF THE NUMBER OF CYCLES ARE ENOUGH
   // 2ND INSTR: TRANSFER THE DATA FROM THE GPP RAM TO TX RAM
83
84
85
    * transfer_func:
86
    * cbt # compare the value to see if data cane be transferred
87
    * jnz exit # if the result is not equal to zero then data cannot be
88
          transfered
89
     # transfer 5 packet data
91
     trf
     \operatorname{trf}
     \operatorname{trf}
     \operatorname{trf}
95
   * exit:
96
    return
98
99
       // HOW SHOULD THE DATA FROM THE RX RAM O THE GPP RAM BE
100
      → PLACED
    // MAKE THE CONNECTIONS BETWEEN THE GPP AND THE DATA RX
    // SET CONTROL SIGNAL FROM THE GPP TO THE CONTROL PLANE
    // THEN THIS WILL MAKE SURE NOT TO SET THE RX FLAG IF A PING COMES
    // THEN COMPARE THE RX FLAG OUTPUT FROM THE CONTROL PLANE TO SEE
      \hookrightarrow IF
   // THE DATA CAN BE RETRIEVED
   // IF THE COMPARISION LEADS TO THE CONCLUSION SUCH THAT IT CANNOT
      \hookrightarrow BE
```

```
// RETRIVED NOW THEN DO NOT TRY TO RETRIVE NOW
    // IF THE COMPARISON LEADS TO THE CONCLUSION SUCH THAT THE DATA
108
      \hookrightarrow CAN BE
    // RETRIVED FROM THE DATA PLANE THEN RETRIVE THE PACKET
109
    // 4 INSTRUCTIONS NEED TO BE DESIGNED
110
    // 1ST INSTR: SET THE CONTROL SIGNAL TO PAUSE THE RECIEVE IN THE
    // CONTROL PLANE
    // 2ND INSTR: CHECK IF THE DATA CAN BE RETRIEVED FROM THE RX RAM
    // 3RD INSTR: RETRIEVE THE DATA FROM THE RX RAM TO THE GPP RAM
114
    // 4TH INSTR: RESUME RECEVING THE DATA ON THE CONTROL PLANE
117
    * pr # instruction 'pause recieving' this stops the control
118
    * plane from saying yes if it receives a ping
    * cbr # instruction which sees if the data can be retrived
    * # instruction is called 'can be retrived'
      # Remember the data_rx_flag is connected to the
      # gpp. specfically the ALU src 1
    * jz exit # if the result is zero then this indicates that the
    * data plane is reciving. therefore do not retrive the
      data.
    * rtr
128
    * rtr
    * rtr
129
    * rtr
130
    * rtr
131
    * rr # instruction 'resume receving'
134
    * return
    */
136
    // THINGS TO DO
    // PART 1
138
    // go through the design of the system and find out hot the control
140
    // signals from gpp should be connected with the control and data
141
    // plane
    // ADD CONTROL SIGNAL FROM GPP
143
    // OUTPUT THE DATA_RX_FLAG TO SEE IF THE GPP CAN GO AND RETIRVE THE
144
    // DATA FROM RAM
145
    // OUTPUT THE CURRENT SLOT AND TX_FLAG(ALREADY DONE AS
      \hookrightarrow DATA_TX_FLAG)
    // BOTH WILL BE USED TO SEE IF THE GPP CAN PUT DATA INTO THIS RAM
147
    // THIS IS DONE BY SEEING IF THE NUMBER OF CLOCK CYCLES IS GREATER
148
    // THAN THE MINIMUM NUMBER OF CYCLES REQUIRED TO TRANSFER THE
149
      \hookrightarrow DATA
150
    // variables
```

```
// the system is desgined such that each slot on the control plane is
     // equal to n*clock_period. Therefore to count to n the variable count
154
     // exists which increases with each clock cycle and resets to 0 when
     // it hits the max value such that the count*clock_period ==
156
     // n*clock_period
157
     logic [1:0] count;
     // This variable holds the current slot on the control plane. By
     // default it will equal to 1. However, it will increment to the
160
     // maximum number of nodes in the network. therefore the type of this
161
     // variable is shortint as this is a 16bit value and our system aims
     // to hold 2^10 nodes
     shortint slot;
164
     // this is a flag and it is used so that a ping is not made more than
165
     // once in the allocated slot on the control plane for a specific node
     logic control_tx_flag;
167
     // defining constants which are used for the ping response
168
     localparam [15:0] all_zero = 16'h0000;
169
     localparam [15:0] all_one = 16'hFFFF;
     shortint num_of_slots = 0;
171
     logic gpp\_rtr = 1'b0;
172
     always_comb
174
     begin
175
      if(enable\_rtr == 1'b1)
176
177
      begin
        gpp\_rtr = gpp\_rtr\_cp;
178
      end
179
     end
180
181
     // increment counter for each clock cycle
     // 100 Gb/s transcieverer. Find the number of bits sending (32 bits). Math. Make as short as
183
        → possible. nut limited by clock period of processor
     //32 / 100*10^9 = 3.2*10^-10s: it takes this long to send a packet
     // therefore it will take 3.125*10^9 Hz
     // set clock speed to 3*10^9 Hz
186
     // let 1 slot to be 3 clock cycle
187
     // this logic deals with setting the value of the current slot. thus
189
     // indicating if the curent node can transmit on the control plane or not
190
     // provided reset is set to 0
191
     always_ff @(posedge clk)
193
      // this logic sets the default values of count and slot
194
       // provided reset is asserted
195
      if(rst == 1'b1)
      begin
197
        count \leq 2'b00;
198
        slot \le 1;
199
```

```
else
201
       begin
202
         // this means one slot time has occurred
        if(count == 2)
204
        begin
205
          // if the slot is equal to max number of nodes in the
206
          // network then reset the slot to 1
207
          if(slot == max\_node)
208
          begin
209
           slot \le 1;
210
          end
          // otherwise just increment the slot by one to
212
          // show that the next node can now transmit
213
          else
214
          begin
215
           slot \le slot + 1;
216
          end
          // reset count to 0
          count \leq 2'b00;
219
220
        // increment the count value
221
        else
        begin
223
          count \le count + 1;
224
225
        end
       end
226
     end
227
228
     // control plane logic
229
     // provided reset is set to 0
     always_ff @(posedge clk)
231
     begin
232
       // this sets the default values of all the variables that is used
233
       // within the control plane
234
       // provided reset is set to 1
235
       if(rst == 1'b1)
236
       begin
237
        control_tx_packet \le 32'b0;
238
        data_rx_flag \le 1'b0;
239
        data_tx_flag \le 1'b0;
240
        control_tx_flag \le 1'b0;
        data_rx_node_id \le 16'h0000;
242
       end
243
       else
244
       begin
        // if the slot is equal to the node id then it means that this
246
        // node can now transmit on the control plane a packet
247
        // to another node saying that it wishes to transmit
248
        // data and wants to see if it is free
```

```
if(slot == node\_id)
250
        begin
251
          // provided the stack is not empty
          // and in this slot a transmission has not taken place
253
          // and provided the data plane is not tx to another
254
          // node
          if(sp_tx_current != 16'b0 && control_tx_flag == 1'b0 && data_tx_flag == 1'b0)
256
          begin
257
            // send a packet consisting of the dest_id
258
            // and src_id
           control_tx_packet <= {RAM_tx_data_out, node_id};
           control_tx_flag \le 1'b1;
261
          end
262
          // if it does not meet the above conditions then send
          // out 32'b0
264
          else
265
          begin
266
           control_tx_packet \le 32'b0;
268
        end
269
        // if the slot is not equal to the node it then it means that
270
        // this node cannot ping another node but other nodes
        // may ping this node regarding data transfer
272
        // the response to this should be on the control plane
273
        else
274
        begin
          // reset the control_tx_flag for later
276
          control_tx_flag \le 1'b0;
277
          // compare the 16 most significant bits to the node id
278
          // if equal then the packet is meant for this node
          // if the packet is not meant for this node then drop
280
          // it
281
          // provided the lower 16 bits are not 0x0000 and
          // 0xFFFF this means that this node is being pinged
283
          // for a data transfer
284
          if((control_rx_packet[31:16] == node_id) && (control_rx_packet[15:0] != all_zero) && (
285
        \hookrightarrow control_rx_packet[15:0] != all_one))
          begin
286
            // if the data plane is not recieving and the gpp does not want to rtr the data from
287
        \hookrightarrow RAM
            // the node can accept data on the data plane
            if((data_rx_flag == 1'b0) \&\& (gpp_rtr_cp == 1'b0))
289
            begin
290
             // tell the data plane which node is
291
             // receiing the data
             data_rx_node_id <= control_rx_packet[15:0];
293
             // set the flag which tells the data
294
             // plane that it can transmit
295
             data_rx_flag \le 1'b1;
```

```
// tell the node that asked that it
297
              // can transmit to this node on the
298
             // data plane
             control_tx_packet <= {control_rx_packet[15:0], all_one};
300
301
            // if the data plane is already recieving data
            // or if the flag is set from the gpp
303
            // then
304
            // from another node then tell the
305
            // current node not now
306
            else // if(data_rx_flag == 1'b1 || gpp_rtr == 1'b1)
308
             control_tx_packet <= {control_rx_packet[15:0], all_zero};
309
            end
          end
311
          // if the packet was not meant for the node then drop
312
          // it and let the control_tx_packet equal to 0
313
          else
          begin
315
             control_tx_packet \le 32'b0;
316
          end
317
        end
319
        // this will reset the data_rx_flag if all the data has been received
320
        // the signal data_rx_complete_flag will go high from the data plane
321
        // indicating that the local flag for rx goes to zero
        // this is provided the rst is low
323
        if(data_rx_complete_flag == 1'b1)
324
        begin
325
          data_rx_flag \le 1'b0;
        end
327
328
        // this is the logic for ping response
330
        // provided reset is set to 0
331
        // provided the packet is meant for this node
332
        // and provided the packet has all zeros or all ones for the
         // lower 16 bits then this is packet is a ping response
334
        if(control_rx_packet[31:16] == node_id && (control_rx_packet[15:0] == all_zero ||
335
        \hookrightarrow control_rx_packet[15:0] == all_one))
        begin
          // if the reponse is one then the requested node is
337
          // not busy and it can accept data on the data
338
          // plane
339
          if(control_rx_packet[15:0] == all_one)
341
            data_tx_flag \le 1'b1;
342
          end
343
        end
```

```
345
         // this will reset the data_tx_flag if all the data has been
346
         // transmitted
         // the signal data_tx_complete_flag will go high from the data plane
348
         // indicating that the local flag for tx goes to zero
349
         // this is provided the rst is low
350
         if(data_tx_complete_flag == 1'b1)
351
         begin
352
          data_tx_flag \le 1'b0;
353
         end
354
       end
356
     end
357
358
     // this logic is used to see if data can be transferred from the GPP to CP
359
     always\_comb
360
     begin
361
       // check if data is being transmitted
363
       if(data_tx_flag == 1'b0)
       begin
364
         // logic to calcualte the number of slots depending on
365
         // the current slot, node id & max node in network
        if(node\_id < slot)
367
         begin
368
          num\_of\_slots = max\_node - slot + node\_id - 1;
369
         end
         else if(node\_id > slot)
371
         begin
372
          num\_of\_slots = node\_id - slot - 1;
373
         end
         else // if(node\_id == slot)
375
         begin
376
          num\_of\_slots = 0;
378
         end
379
       // if not then set the flag to 0
380
       else
381
       begin
382
        gpp\_trf\_cp = 1'b0;
383
        num\_of\_slots = 0;
384
       end
385
386
       // if the number of slots is greater that or equal to
387
       // 2 then set the flag as there are enough
388
       // clock cycles
       if(num\_of\_slots >= 2)
390
       begin
391
        gpp\_trf\_cp = 1'b1;
392
393
```

```
394    else
395    begin
396    gpp_trf_cp = 1'b0;
397    end
398    end
399
400    endmodule
```

Listing B.1: Control_Plane

data_plane_tx.sv

```
*************************
2 * File name
        data_plane_tx.sv
4 * Description
        This module describes how the data plane tx works.
6 * Parameters
        NONE
8 * Inputs
        clk – The clock for the system.
10
        rst – Signal to reset the system to the default values.
        gpp_trf_dp - This is a control signal which tells the data plane transmitter that data is
       \hookrightarrow going to be transferred from the GPP to the DP transmitter.
14
        gpp_tx_data - This is the data that will be transferred from the GPP to the DP
15
       \hookrightarrow transmitter RAM.
        node_id — This will be the id that will be given to the node in the system. NOTE:
17
       \hookrightarrow EACH NODE MUST HAVE A DIFFERENT ID OTHERWISE THERE WILL BE
       \hookrightarrow ISSUES IN TX/RX.
18
        data_tx_flag - This is a flag which indicates if the node is transmitting data on the data
19
       \hookrightarrow plane.
20 * Outputs
        data_tx_complete_flag - This flag will reset the data_tx_flag. The value for this is sent
21
       \hookrightarrow from the data plane transmitter.
22
        data_tx_packet - This is the packet that is transmitted on the data plane.
23
        RAM_tx_data_out - This input has the value equal to the top of the RAM of the data
25
       \hookrightarrow plane tx RAM.
26
        sp_tx_current — This has the value of the stack pointer from the data plane tx RAM.
       → This is used to see if the data plane tx RAM is empty or not.
28 * Author
```

```
Sreethyan Aravinthan (UCL)
  "include "ALU.sv"
   "include "Data_Memory.sv"
  'include "Multiplexer.sv'
  'include "Register.sv"
36 module data_plane_tx
37
    input logic clk,
38
    input logic rst,
39
    input logic gpp_trf_dp,
40
    input logic [15:0] gpp_tx_data,
41
    input shortint node_id,
    input logic data_tx_flag,
43
    output logic data_tx_complete_flag,
44
    output logic [31:0] data_tx_packet,
    output logic [15:0] RAM_tx_data_out,
    output logic [15:0] sp_tx_current
47
48
49
    // this is used to see if the number of data packets sent is equal to
    // the fixed packet length
51
    logic [2:0] count;
    // this holds the current dest node that all the packets need to be
53
    // transmitted to
    logic [15:0] current_dest_node;
    // this is a flag that is used to transmit a special packet to the
56
    // destination node
    // this special packet consists of the destination node and the src
    // node id
59
    logic first_flag;
60
    // this is used to add to subtract from the stack pointer
    localparam [15:0] one = 16'h0001;
    // this will hold the data that is fed into the sp multiplexer
63
    // there are three values
    // same value as earlier
    // sp + 1
    // sp - 1
67
    logic [15:0] sp_tx_mux_data [3:0];
68
    // this will hold the next sp value that will be the input to the
69
    // register
70
    logic~[15:0]~sp\_tx\_next;
71
    // this contains the sp plus 1
    logic [15:0] sp_tx_current_plus_one;
    // this contains the sp minus 1
74
    logic [15:0] sp_tx_current_minus_one;
75
    // this will be the control signals of the sp multiplexer
    logic [1:0] sp_tx_mux_control;
```

```
// this will contain the RAM addresses that can be accessed and are
     // the inputs to the multiplexer for the RAM address choice
    logic [15:0] RAM_tx_address_mux_data [1:0];
     // This is RAM address that is currently being accessed
81
     logic [15:0] RAM_address;
82
     // this combinational logic sets the values for all the multiplexer
84
85
    always\_comb
86
     begin
      // stack pointer multiplexer data being set
88
      sp_tx_mux_data[0] = sp_tx_current;
89
      sp_tx_mux_data[1] = sp_tx_current_plus_one;
90
      sp_tx_mux_data[2] = sp_tx_current_minus_one;
91
92
      // set the RAM address multiplexer data
93
      RAM_{tx\_address\_mux\_data[0]} = sp_tx\_current;
94
      RAM\_tx\_address\_mux\_data[1] = sp\_tx\_current\_plus\_one;
95
96
97
     // wire up the control signal for the stack pointer multiplexer
98
     assign sp_tx_mux_control = {data_tx_flag, gpp_trf_dp};
     // 0.0 - same
100
     // 0.1 - plus 1
     // 10 - minus 1
102
     // instantiate multiplexer to choose the next stack pointer
104
     Multiplexer #(2, 16) sp_tx_mux(sp_tx_mux_control, sp_tx_mux_data, sp_tx_next);
106
     // instantiate register for stack pointer tx
     Register #(16) sp_tx_reg(clk, rst, sp_tx_next, sp_tx_current);
108
     // ALU for stack pointer increment to point to the latest data that
111
     // has been added
     ALU #(16) sp_increment(sp_tx_current, one, 2'b00, sp_tx_current_plus_one);
     // ALU for stack pointer decrement. this is needed if the data is
     // retrived from the RAM
     ALU #(16) sp_decrement(sp_tx_current, one, 2'b01, sp_tx_current_minus_one);
116
     // multiplexer for choosing the most appropriate address
     Multiplexer #(1, 16) RAM_tx_address_mux(gpp_trf_dp, RAM_tx_address_mux_data,
119
        \hookrightarrow RAM_address);
120
     // instantiate RAM modules
     Data_Memory #(16) RAM_tx(clk, gpp_trf_dp, RAM_address, gpp_tx_data, RAM_tx_data_out)
123
     // need to set a variable and not depend on the data_tx_flag_out
```

```
// not good due to the clock cycles required to reset it as well
126
127
     // get the destination node from the top of
128
     // the node
129
     always\_comb
     begin
131
       // provided the data plane is not transmitting get the value
132
      if(data_tx_flag == 1'b0)
      begin
134
        current_dest_node = RAM_tx_data_out;
      end
136
      else
137
      begin
138
        current_dest_node = current_dest_node;
139
      end
140
     end
141
143
     // logic for what packet should be transmitted on each clock edge on
     // the data plane tx
144
     // provided the reset state is 0
145
     always_ff @(posedge clk)
147
      // if the system is in the reset state
148
       // then transmit a packet with all zeros and set all variables and
149
       // flags to 0
       // provided the reset state is 1
      if(rst == 1'b1)
      begin
        data_tx_packet \le 32'h0000;
        count <= 3'b000;
155
        first\_flag \le 1'b0;
156
        data_tx_complete_flag <= 1'b0;
158
      end
      else
159
      begin
160
        // if the tx flag has been set then it means the
        // system can now transmit the packet
162
        if(data_tx_flag == 1'b1)
163
        begin
164
          // this logic is used for the first packet
          // that is sent
166
          // it is special as it sends the current nodes
167
          // id in the packet which will be useful for
168
          // the rx processor
          if(first\_flag == 1'b0)
170
          begin
           // set the flag so that the next time
172
           // the correct packet is sent
```

```
first_flag \le 1'b1;
174
            // send this packet in this clock
175
            // cycle where it contains the dest
176
            // node id and the current node id
177
           data_tx_packet <= {current_dest_node, node_id};
178
179
          // if the flag is set then the 1st packet is
180
          // sent
181
          else
182
          begin
            // send the packet containing the
            // follwoing format
185
            // destination node id and data at the
186
            // top of stack
           data_tx_packet <= {current_dest_node, RAM_tx_data_out};
188
189
            // if the count is equal to 3 then all
190
            // the packets have been sent
            // this is because in the
192
            // system design we have
193
            // decided to use fix packet
194
            // length
           if(count == 3)
196
            begin
197
             // rest all the flags
198
             first\_flag \le 1'b0;
             count \le 0;
200
            end
201
            // if the count does not equal to
202
            // 3 then all the packets have
            // not been sent to the rx
204
           // node
205
           else
207
           begin
             count \le count + 1;
208
            end
209
           if(count == 2)
           begin
211
             // set this flag to reset the
212
             // flag at the control plane
213
             data_tx_complete_flag <= 1'b1;
           end
215
          end
216
        end
217
        // if the transmit signal is not given then
        else
219
        begin
220
          data_tx_packet \le 32'h0000;
221
        end
```

```
// logic for sending out a pulse for one clock cycle after a packet
224
        // has been transmitted
        // provided the system is not in the reset state
226
        if(data_tx_complete_flag == 1'b1)
227
        begin
228
          // reset the flag
          data_tx_complete_flag <= 1'b0;
230
        end
231
      end
232
     end
233
234
235 endmodule
```

Listing B.2: data_plane_tx

data_plane_rx.sv

```
****************************
2 * File name
       data\_plane\_rx.sv
4 * Description
       This module describes how the data plane rx works.
6 * Parameters
       NONE
  * Inputs
       clk – The clock for the system.
9
       rst - Signal to reset the system to the default values.
       data_rx_packet - This is the packet that is received on the data plane.
13
14
       node_id - This will be the id that will be given to the node in the system. NOTE:
      \hookrightarrow EACH NODE MUST HAVE A DIFFERENT ID OTHERWISE THERE WILL BE
      \hookrightarrow ISSUES IN TX/RX.
16
       gpp_rtr_dp - This is a control signal which indicates the data plane to modify the stack
17
      \rightarrow ponter. Since the values are stored in a stack data structure, the value at the top of
      \hookrightarrow the stack is sent to the GPP from the DP reciever.
18 * Outputs
       data_rx_complete_flag - This flag will reset the data_rx_flag. The value for this is sent
19
      \hookrightarrow from the data plane reciever.
20
       RAM_rx_data_out — This shows the data that is outputed from the data plane receiver.
      → It will be connected to the RAM of the GPP via a multiplexer.
       Sreethyan Aravinthan (UCL)
```

```
'include "ALU.sv"
26
   'include "Data_Memory.sv"
   'include "Multiplexer.sv"
   'include "Register.sv"
  module data_plane_rx
31
32
    input logic clk,
33
    input logic rst,
34
    input logic [31:0] data_rx_packet,
35
    input shortint node_id,
36
    input logic gpp_rtr_dp,
37
    output logic data_rx_complete_flag,
    output logic [15:0] RAM_rx_data_out
39
40
41
    // RAM will be part of the data plane
    // there will be two lots of RAMs
43
    // RAM1: for transmitting data
44
    // RAM2: for recieving data
45
    // variables
47
    // this is a control signal that allows data to be written to the RAM
48
    // if the received packet is for this node
49
    logic rx_enable;
50
    // this holds the next sp value. Also is the input for the register
    logic [15:0] sp_rx_next;
    // this is the current sp value and it is the output of the register
    logic [15:0] sp_rx_current;
    // this will hold current sp value — one
    logic [15:0] sp_rx_current_plus_one;
56
    // this will hold current sp value — one
58
    logic [15:0] sp_rx_current_minus_one;
    // this is used to add to subtract from the stack pointer
59
    localparam [15:0] one = 16'h0001;
    // this is the data that will be written into the RAM
    logic [15:0] data_rx_current;
62
    // this is the RAM address that will be accessed
63
    logic [15:0] RAM_address;
64
    // this will hold the data that is fed into the sp multiplexer
    // there are three values
66
    // same value as earlier
67
    // sp + 1
    // sp - 1
    logic [15:0] sp_rx_mux_data [3:0];
    // this will be the control signals of the sp multiplexer
    logic [1:0] sp_rx_mux_control;
    // this will contain the RAM addresses that can be accessed and are
```

```
// the inputs to the multiplexer for the RAM address choice
     logic [15:0] RAM_rx_address_mux_data [1:0];
     // this is used to see if the number of data packets received is equal to
     // the fixed packet length
77
     logic [2:0] count = 3'b000;
78
79
     // wire up the control signal for the stack pointer multiplexer
80
     assign sp_rx_mux_control = {gpp_rtr_dp, rx_enable};
81
     // this combinational logic sets the values for all the multiplexer
83
     // data
84
     always\_comb
85
     begin
86
      // stack pointer multiplexer data being set
      sp_rx_mux_data[0] = sp_rx_current;
88
      sp_rx_mux_data[1] = sp_rx_current_plus_one;
89
      sp_rx_mux_data[2] = sp_rx_current_minus_one;
90
       // set the RAM address multiplexer data
92
      RAM_rx_address_mux_data[0] = sp_rx_current;
93
      RAM_rx_address_mux_data[1] = sp_rx_current_plus_one;
94
95
96
     // instantiate multiplexer to choose the next stack pointer
97
     Multiplexer #(2, 16) sp_rx_mux(sp_rx_mux_control, sp_rx_mux_data, sp_rx_next);
98
99
     // instantiate register for stack pointer rx
100
     Register #(16) sp_rx_reg(clk, rst, sp_rx_next, sp_rx_current);
     // ALU for stack pointer increment to point to the latest data that
     // has been added
104
     ALU #(16) sp_increment(sp_rx_current, one, 2'b00, sp_rx_current_plus_one);
106
     // ALU for stack pointer decrement. this is needed if the data is
107
     // retrived from the RAM
108
     ALU #(16) sp_decrement(sp_rx_current, one, 2'b01, sp_rx_current_minus_one);
109
     // multiplexer for choosing the most appropriate address
     Multiplexer #(1, 16) RAM_rx_address_mux(rx_enable, RAM_rx_address_mux_data,
        \hookrightarrow RAM_address);
     // instantiate RAM modules
114
     Data_Memory #(16) RAM_rx (clk, rx_enable, RAM_address, data_rx_current,
        \hookrightarrow RAM_rx_data_out);
116
     // instantiate register for stack pointer rx
117
     Register #(16) data_rx_reg(clk, rst, data_rx_packet[15:0], data_rx_current);
118
119
     // this logic deals with how to deal with a packet that is recieved
```

```
// provided the reset state is 0
     always_ff @(posedge clk)
122
      // this logic will deal with what the default values should be
124
       // provided reset is set to 1
      if(rst == 1'b1)
126
      begin
127
        rx_enable \le 1'b0;
128
        count <= 3'b000;
129
        data_rx_complete_flag \le 1'b0;
130
       end
      else
      begin
        // if the destination id on the rx packet is equal to the node
134
        // id then the packet is for this node
135
        if(data_rx_packet[31:16] == node_id)
136
        begin
          // save in RAM and change stack pointer value
          // set the rx_enable flag to 1
139
          rx_enable \le 1'b1:
140
          // if count is equal to 4 – indicates the entire data
141
          // is sent from the source node
          if(count == 3'b100)
143
          begin
144
           // reset count
145
           count <= 3'b000;
146
           // set this flag to 1 thus allowing the the
147
           // rx_flag at the control plane to be reset
148
           data_rx_complete_flag <= 1'b1;
149
          end
          // if the count is not equal to 4 then the number of
          // packets recieved is not right
          else
154
          begin
           // increment count
           count \le count + 1;
156
          end
        end
158
        // if the dest id does not match the node id then set
159
        // rx_enable to 0 preventing a write into RAM
160
        else
        begin
162
          rx_enable \le 1'b0;
        end
164
        // this logic will deal with ensuring that the data_rx_complete_flag
        // is set to 1 for only 1 clock cycle if it is set
166
        // provided the reset state is 0
167
        if(data_rx_complete_flag == 1'b1)
168
        begin
```

```
// reset the flag
data_rx_complete_flag <= 1'b0;
end
end
end
end
end
end
end
```

Listing B.3: data_plane_rx

data_plane.sv

```
*************************
2 * File name
        data\_plane.sv
4 * Description
        This module instantiates the data plane tx & rx.
6 * Parameters
        NONE
8 * Inputs
        clk – The clock for the system.
10
        rst – Signal to reset the system to the default values.
        data_rx_packet — This is the packet that is received on the data plane.
        node_id — This will be the id that will be given to the node in the system. NOTE:
       \hookrightarrow EACH NODE MUST HAVE A DIFFERENT ID OTHERWISE THERE WILL BE
       \hookrightarrow ISSUES IN TX/RX.
        gpp_rtr_dp - This is a control signal which indicates the data plane to modify the stack
17
       → ponter. Since the values are stored in a stack data structure, the value at the top of
       \hookrightarrow the stack is sent to the GPP from the DP reciever.
18
        gpp_trf_dp - This is a control signal which tells the data plane transmitter that data is
19
       \hookrightarrow going to be transferred from the GPP to the DP transmitter.
20
        gpp_tx_data - This is the data that will be transferred from the GPP to the DP
21
       \hookrightarrow transmitter RAM.
22
        data_tx_flag - This is a flag which indicates if the node is transmitting data on the data
       \rightarrow plane.
24
        data_rx_complete_flag - This flag will reset the data_rx_flag. The value for this is sent
25
       \hookrightarrow from the data plane reciever.
26
        RAM_rx_data_out — This shows the data that is outputed from the data plane receiver.
27
```

 \hookrightarrow It will be connected to the RAM of the GPP via a multiplexer.

```
data_tx_complete_flag - This flag will reset the data_tx_flag. The value for this is sent
29
       \hookrightarrow from the data plane transmitter.
30
         data_tx_packet - This is the packet that is transmitted on the data plane.
31
32
         RAM_tx_data_out — This input has the value equal to the top of the RAM of the data
33
       \hookrightarrow plane tx RAM.
34
         sp_tx_current - This has the value of the stack pointer from the data plane tx RAM.
       \hookrightarrow This is used to see if the data plane tx RAM is empty or not.
36
         Sreethyan Aravinthan (UCL)
   ************************************
39
40 module data_plane
41
    // signals for the data plane rx
42
43
    input logic clk,
44
    input logic rst,
45
    input logic [31:0] data_rx_packet,
    input shortint node_id,
47
    input logic gpp_rtr_dp,
48
    output logic data_rx_complete_flag, // ***
49
    output logic [15:0] RAM_rx_data_out,
50
    // signals for the data plane tx
    input logic gpp_trf_dp,
    input logic [15:0] gpp_tx_data,
55
    input logic data_tx_flag, // ***
56
    output logic data_tx_complete_flag, // ***
    output logic [31:0] data_tx_packet,
58
    output logic [15:0] RAM_tx_data_out, // ***
59
    output logic [15:0] sp_tx_current // ***
60
61
62
    // data plane tx
63
    data_plane_tx dp_tx(clk,
64
          rst,
          gpp_trf_dp,
66
          gpp_tx_data,
67
          node_id,
68
          data_tx_flag,
          data_tx_complete_flag,
70
          data_tx_packet,
71
          RAM_tx_data_out,
72
          sp_tx_current);
```

```
// data plane rx
    data_plane_rx dp_rx(clk,
76
          rst,
77
          data_rx_packet,
78
          node_id,
79
          gpp_rtr_dp,
80
          data_rx_complete_flag,
81
          RAM_rx_data_out);
82
83 endmodule
```

Listing B.4: data_plane

$comms_processor.sv$

26

```
*********************
_2 * File name
        comms_processor.sv
  * Description
        This module instantiates the control plane and data plane. This will be connected to the
       \hookrightarrow GPP.
6 * Parameters
        NONE
8 * Inputs
        clk – The clock for the system.
9
        rst – Signal to reset the system to the default values.
11
12
        node_id - This will be the id that will be given to the node in the system. NOTE:
       \hookrightarrow EACH NODE MUST HAVE A DIFFERENT ID OTHERWISE THERE WILL BE
       \hookrightarrow ISSUES IN TX/RX.
14
        max_node - This shows the maximum number of nodes in the ring topology.
15
16
        control_rx_packet - This is the packet that will be recieved on the control plane.
17
18
        enable_rtr - This is a control signal that will allow the GPP to retrive data from the CP
19
       \hookrightarrow if it is possible.
20
        gpp_rtr_cp - This is a control signal that pauses rx from gpp so that gpp can retrive
21
       \hookrightarrow data from rx RAM.
        data_rx_packet — This is the packet that is received on the data plane.
23
24
        gpp_rtr_dp - This is a control signal which indicates the data plane to modify the stack
25
       \rightarrow ponter. Since the values are stored in a stack data structure, the value at the top of
       \hookrightarrow the stack is sent to the GPP from the DP reciever.
```

```
gpp_trf_dp - This is a control signal which tells the data plane transmitter that data is
       \hookrightarrow going to be transferred from the GPP to the DP transmitter.
28
         gpp_tx_data - This is the data that will be transferred from the GPP to the DP
29
       \hookrightarrow transmitter RAM.
   * Outputs
30
         control_tx_packet - This is the packet that is transmitted on the control plane.
31
32
         data_rx_node_id - This is the value that is sent to a control unit which sets the
33
       → wavelength/spatial channel of the reciever.
34
         data_rx_flag - this is used to show the control plane if data is being received on the data
35
          plane. Thus the control plane will not say yes for another ping if set. This is also a
       \hookrightarrow flag that is used by the GPP to see if it can retrive data from the data plane receiver.
       → This will be connected to the ALU_src_1.
36
         gpp_trf_cp - this is a flag that is used by the GPP to transfer data from the GPP RAM
37
       → to the data plane transmitter RAM. This will be connected to the ALU_src_1.
38
         RAM_rx_data_out — This shows the data that is outputed from the data plane receiver.
39
       → It will be connected to the RAM of the GPP via a multiplexer.
40
         data_tx_packet — This is the packet that is transmitted on the data plane.
41
   * Author
42
         Sreethyan Aravinthan (UCL)
43
    *************************
44
45
46 module comms_processor
47
    // commons signals
    input logic clk,
49
    input logic rst,
50
    input shortint node_id,
    // control signals
    input shortint max_node,
    input logic [31:0] control_rx_packet,
    input logic enable_rtr, // cu
    input logic gpp_rtr_cp, // cu
    output logic [31:0] control_tx_packet,
57
    output logic [15:0] data_rx_node_id,
58
    output logic data_rx_flag, // gpp
    output logic gpp_trf_cp, // gpp
60
    // data signals
61
    input logic [31:0] data_rx_packet,
    input logic gpp_rtr_dp, // cu
    output logic [15:0] RAM_rx_data_out, // gpp
64
    input logic gpp_trf_dp, // cu
65
    input logic [15:0] gpp_tx_data, // gpp
    output logic [31:0] data_tx_packet
```

```
68 );
69
     // connected signals
70
71
     logic data_rx_complete_flag;
     logic data_tx_complete_flag;
72
     logic [15:0] RAM_tx_data_out;
     logic [15:0] sp_tx_current;
74
     logic data_tx_flag;
75
76
     // instantiate control plane
     Control_Plane cp(clk,
78
         rst,
79
         node\_id,
80
         max_node,
81
         data_rx_complete_flag, // ***
82
         control\_rx\_packet,
83
         data_tx_complete_flag, // ***
84
         RAM_tx_data_out, // ***
85
         sp_tx_current, // ***
86
         enable_rtr,
87
         gpp_rtr_cp,
88
         control_tx_packet,
         data_rx_node_id,
90
         data\_tx\_flag, \ // \ ***
91
         data_rx_flag,
92
         gpp_trf_cp);
93
94
     // instantiate data plane
95
     data_plane dp(clk,
96
97
           rst,
            data_rx_packet,
98
           node_id,
99
           gpp_rtr_dp,
100
            data_rx_complete_flag, // ***
101
           RAM_rx_data_out,
102
           gpp_trf_dp,
103
           gpp_tx_data,
            data_tx_flag, // ***
            data_tx_complete\_flag, \ //\ ***
106
            data_tx_packet,
            RAM_tx_data_out, // ***
108
           sp_tx_current); // ***
109
111 endmodule
```

Listing B.5: comms_processor

Computer.sv

1 /*

```
********************************
       \hookrightarrow
2 * File name
        Computer.sv
3
 4 * Description
        This module instantiates all the modules needed and creates the microprocessor.
  * Parameters
        NONE
8 * Inputs
        clk – The clock for the system.
9
        rst – Signal to reset the system to the default values.
11
        node_id — This will be the id that will be given to the node in the system. NOTE:
13
       \hookrightarrow EACH NODE MUST HAVE A DIFFERENT ID OTHERWISE THERE WILL BE
       \hookrightarrow ISSUES IN TX/RX.
14
        max_node — This shows the maximum number of nodes in the ring topology.
16
        control_rx_packet — This is the packet that will be recieved on the control plane.
18
        data_rx_packet - This is the packet that is received on the data plane.
19
20
        control_tx_packet - This is the packet that is transmitted on the control plane.
21
22
        data_rx_node_id - This is the value that is sent to a control unit which sets the
23
       → wavelength/spatial channel of the reciever.
24
        data_tx_packet - This is the packet that is transmitted on the data plane.
25
   * Author
        Sreethyan Aravinthan (UCL)
27
   28
29
30 module Computer
31
    input logic clk,
32
    input logic rst,
    input shortint node_id,
34
    // control plane signals
35
    input shortint max_node,
36
    input logic [31:0] control_rx_packet,
    output logic [31:0] control_tx_packet,
38
    output logic [15:0] data_rx_node_id,
39
    // data plane signals
40
    input logic [31:0] data_rx_packet,
    output logic [31:0] data_tx_packet
42
43
44
    // Instruction memory
```

```
logic [15:0]address_1;
    logic [15:0]address_2;
47
    logic [15:0]read_address_1;
48
49
    logic [15:0]read_address_2;
     // Data memory
50
    logic [15:0]address_rw;
51
    logic [15:0]data_in;
52
    logic [15:0]data_out;
    // Control Signals
54
    logic memory_write_enable;
55
    logic enable_rtr;
56
    logic gpp_rtr_cp;
57
    logic gpp_rtr_dp;
58
    logic gpp_trf_dp;
    // Communications Processor Signals
60
    logic [15:0] RAM_rx_data_out; // gpp
61
    logic data_rx_flag; // gpp
62
    logic gpp_trf_cp; // gpp
    logic [15:0] gpp_tx_data; // gpp
64
65
    GPP cpu(clk,
66
67
           rst,
           address_1,
68
           address_2,
69
           read_address_1,
70
           read_address_2,
71
           address_rw,
72
           data_in,
73
           data_out,
74
        memory_write_enable,
        enable_rtr,
76
        gpp_rtr_cp,
77
       gpp_rtr_dp,
79
        gpp_trf_dp,
        RAM_rx_data_out, // gpp
80
        data_rx_flag, // gpp
81
        gpp_trf_cp, // gpp
82
        gpp_tx_data); // gpp
83
84
    comms_processor cp (clk,
85
            rst,
86
            node_id,
87
            max_node,
88
            control_rx_packet,
89
            enable_rtr, // cu
            gpp_rtr_cp, // cu
91
            control_tx_packet,
92
            data_rx_node_id,
93
            data_rx_flag, // gpp
94
```

```
gpp\_trf\_cp,\ //\ gpp
95
             data\_rx\_packet,
96
97
             gpp_rtr_dp, // cu
             RAM\_rx\_data\_out, \ // \ gpp
98
             gpp\_trf\_dp, // cu
99
             gpp\_tx\_data, \ // \ gpp
100
             data_tx_packet);
101
     Instruction_Memory \#(16, 16, "test.mem") im_computer (address_1,
103
                            address_2,
104
                            read_address_1,
105
                            read_address_2);
106
107
     Data_Memory #(16) dm_computer (clk,
                  memory_write_enable,
109
                  address_rw,
110
                  data_in,
                  data_out);
113
114
115 endmodule
```

Listing B.6: Top-level module showing how the GPP CP RAM and ROM are linked together

Appendix C

Testbenches

$gpp_tb.sv$

```
1 module Computer_tb;
   logic clk;
    logic rst;
   Computer dut(clk, rst);
   initial
   begin
    clk = 0;
     forever #50ps clk = ~clk;
11
   initial
   begin
    rst = 1'b1;
16
      #100ps;
    rst = 1'b0;
21 endmodule
```

Listing C.1: Testbench for GPP

$comms_processor_tx_tb.sv$

```
module comms_processor_tb;

// commons signals
logic clk;
logic rst;
shortint node_id;
// control signals
```

```
shortint max_node;
    logic [31:0] control_rx_packet;
    logic enable_rtr;
    logic gpp_rtr_cp;
11
    logic [31:0] control_tx_packet;
    logic [15:0] data_rx_node_id;
    logic data_rx_flag;
14
    logic gpp_trf_cp; // ALU src 1
    // data signals
16
    logic [31:0] data_rx_packet;
    logic gpp_rtr_dp;
18
    logic [15:0] RAM_rx_data_out;
19
    logic gpp_trf_dp;
20
    logic [15:0] gpp_tx_data;
21
    logic [31:0] data_tx_packet;
22
23
    comms_processor dut (clk,
24
25
            rst,
            node_id,
26
            max_node,
27
            control_rx_packet,
28
            enable_rtr,
            gpp_rtr_cp,
30
            control\_tx\_packet,
31
            data\_rx\_node\_id,
            data_rx_flag,
33
            gpp\_trf\_cp, // ALU src 1
34
            data_rx_packet,
35
            gpp_rtr_dp,
36
            RAM_rx_data_out,
            gpp_trf_dp,
38
            gpp_tx_data,
39
            data_tx_packet);
40
41
    initial
42
    begin
43
      clk = 0;
      forever #50ps clk = ~clk;
45
46
47
    initial
49
      // set constant values
50
      node\_id = 1;
51
      max\_node = 4;
52
      // set defualt values
53
      control_{rx\_packet} = 32'h00000000;
54
      enable\_rtr = 1'b0;
55
      gpp_rtr_cp = 1'b0;
```

```
data_rx_packet = 32'h000000000;
57
      gpp\_rtr\_dp = 1'b0;
58
      gpp\_trf\_dp = 1'b0;
59
      gpp\_tx\_data = 16'h0000;
60
      rst = 1'b1;
61
      #100ps;
62
      rst = 1'b0;
63
      #100ps;
64
65
      // TX testing
66
      #100ps;
67
      #100ps;
68
      gpp\_trf\_dp = 1'b1;
69
      gpp_tx_data = 16'h000A;
      #100ps;
71
      gpp_tx_data = 16'h000B;
72
      #100ps;
73
      gpp_tx_data = 16'h000C;
74
75
      #100ps;
      gpp_tx_data = 16'h000D;
76
      #100ps;
77
      gpp_tx_data = 16'h0004;
      #100ps;
79
      gpp\_trf\_dp = 1'b0;
80
      #100ps;
81
      #100ps;
82
      #100ps;
83
      #100ps;
84
      \#100\mathrm{ps};
85
      #100ps;
      #50ps;
87
      control_{rx\_packet} = 32'h0001FFFF;
88
      #100ps;
      control_rx_packet = 32'h00000000;
90
      \#100\mathrm{ps};
91
    end
92
93
94 endmodule
```

Listing C.2: Testbench for communications processor transmitter

$comms_processor_rx_tb.sv$

```
    module comms_processor_tb;
    // commons signals
    logic clk;
    logic rst;
    shortint node_id;
    // control signals
```

```
shortint max_node;
    logic [31:0] control_rx_packet;
    logic enable_rtr;
    logic gpp_rtr_cp;
11
    logic [31:0] control_tx_packet;
    logic [15:0] data_rx_node_id;
    logic data_rx_flag;
14
    logic gpp_trf_cp; // ALU src 1
    // data signals
16
    logic [31:0] data_rx_packet;
    logic gpp_rtr_dp;
18
    logic [15:0] RAM_rx_data_out;
19
    logic gpp_trf_dp;
20
    logic [15:0] gpp_tx_data;
21
    logic [31:0] data_tx_packet;
22
23
    comms_processor dut (clk,
24
25
            rst,
            node_id,
26
            max_node,
27
            control_rx_packet,
28
            enable_rtr,
            gpp_rtr_cp,
30
            control\_tx\_packet,
31
            data\_rx\_node\_id,
            data_rx_flag,
33
            gpp\_trf\_cp, // ALU src 1
34
            data_rx_packet,
35
            gpp_rtr_dp,
36
            RAM_rx_data_out,
            gpp_trf_dp,
38
            gpp_tx_data,
39
            data_tx_packet);
40
41
    initial
42
    begin
43
      clk = 0;
      forever #50ps clk = ~clk;
45
46
47
    initial
49
      // set constant values
50
      node\_id = 1;
51
      max\_node = 4;
52
      // set defualt values
53
      control_{rx\_packet} = 32'h00000000;
54
      enable\_rtr = 1'b0;
55
      gpp_rtr_cp = 1'b0;
```

```
data_rx_packet = 32'h000000000;
57
      gpp_rtr_dp = 1'b0;
58
      gpp\_trf\_dp = 1'b0;
59
      gpp\_tx\_data = 16'h0000;
60
      rst = 1'b1;
61
      \#100\mathrm{ps};
62
      rst = 1'b0;
63
      #100ps;
64
65
      // RX testing
66
      #100ps;
67
      #100ps;
68
      #50ps;
69
      control\_rx\_packet = 32 \text{'}h00010004;
70
71
      control_rx_packet = 32'h00000000;
72
      data_rx_packet = 32'h00010004;
73
      #100ps;
      data_rx_packet = 32'h0001000D;
75
      #100ps;
76
      data_rx_packet = 32'h0001000C;
77
      #100ps;
      data_rx_packet = 32'h0001000B;
79
      #100ps;
80
      data_rx_packet = 32'h0001000A;
81
      #100ps;
82
      data_rx_packet = 32'h00000000;
83
      enable_rtr = 1'b1;
84
      gpp\_rtr\_cp = 1'b1;
85
      #100ps;
      gpp_rtr_dp = 1'b1;
87
      control_rx_packet = 32'h00010004;
88
      #100ps;
89
90
    end
91
92 endmodule
```

Listing C.3: Testbench for communications processor reciever

$Computer_tx_tb.sv$

```
module Computer_tx_tb;

logic clk;
logic rst;
shortint node_id;
shortint max_node;
logic [31:0] control_rx_packet;
logic [31:0] control_tx_packet;
logic [15:0] data_rx_node_id;
```

```
logic [31:0] data_rx_packet;
     logic [31:0] data_tx_packet;
11
12
13
     Computer dut (clk,
            rst,
14
            node_id,
15
            max_node,
16
            control_rx_packet,
17
            control_tx_packet,
18
            data_rx_node_id,
19
            data_rx_packet,
20
            data_tx_packet);
21
22
     initial \\
23
24
     begin
      clk = 0;
25
      forever #50ps clk = ~clk;
26
27
28
     initial
29
     begin
30
      node\_id = 1;
31
      max\_node = 4;
32
      rst = 1'b1;
33
          \#100 ps;
34
      rst = 1'b0;
35
      #100ps;
36
      #100ps;
37
      \#100\mathrm{ps};
38
      #100ps;
      #100ps;
40
      \#100\mathrm{ps};
41
      #100ps;
42
      #100ps;
43
      \#100\mathrm{ps};
44
      \#100\mathrm{ps};
45
      \#100\mathrm{ps};
      #100ps;
47
      \#100\mathrm{ps};
48
      #100ps;
49
      #50ps;
      control_{rx\_packet} = 32'h0001FFFF;
51
      \#100\mathrm{ps};
52
      control\_rx\_packet = 32'h000000000;
53
54
      #100ps;
     end
55
```

56

Listing C.4: Testbench for microprocessor transmitter

Computer_rx_tb.sv

```
{\scriptstyle 1} \ \ {\color{red} \mathbf{module}} \ {\color{red} \mathbf{Computer\_rx\_tb}};
    logic clk;
     logic rst;
     shortint node_id;
     shortint max_node;
     logic [31:0] control_rx_packet;
     logic [31:0] control_tx_packet;
     logic [15:0] data_rx_node_id;
     logic [31:0] data_rx_packet;
     logic~[31:0]~data\_tx\_packet;
11
12
     Computer dut (clk,
13
            rst,
14
            node_id,
15
            max_node,
16
            control_rx_packet,
17
            control\_tx\_packet,
18
            data_rx_node_id,
19
            data_rx_packet,
20
            data_tx_packet);
21
     initial
23
     begin
24
      clk = 0;
25
      forever #50ps clk = ~clk;
27
28
     initial
29
     begin
30
      node\_id = 1;
31
      max\_node = 4;
32
      rst = 1'b1;
33
          #100ps;
34
      rst = 1'b0;
35
      \#300 ps;
36
      control\_rx\_packet = 32\text{'}h00010004;
37
      #100ps;
38
      control_rx_packet = 32'h00000000;
39
      #100ps;
40
      data_rx_packet = 32'h00010004;
41
42
      data_rx_packet = 32'h0001000A;
43
       \#100\mathrm{ps};
44
```

```
data\_rx\_packet = 32'h0001000B;
45
     \#100\mathrm{ps};
46
     data_rx_packet = 32'h0001000C;
47
48
     #100ps;
     data_rx_packet = 32'h0001000D;
49
     #100ps;
     data_rx_packet = 32'h000000000;
51
     #100ps;
52
    end
53
54
56 endmodule
```

Listing C.5: Testbench for microprocessor reciever

Appendix D

Assembly programs used for testing

fib_normal.asm

```
movi reg1, #0
movi reg2, #1
loop:
mov reg2, reg3
add reg1, reg2; reg2 = reg1 + reg2
mov reg3, reg1
addi reg1, #0
jmp loop
```

Listing D.1: Assembly code going through Fibonacci sequence using move instructions

fib_stack.asm

```
    movi reg0, #0
    movi reg1, #1
    movi reg2, #1
    loop:
    push reg2
    add reg1, reg2
    pop reg1
    addi reg2, #0
    jmp loop
```

Listing D.2: Assembly code going through Fibonacci sequence using stack instructions

division.asm

```
    movi reg0, #0
    movi reg1, #10
    movi reg2, #2
```

```
call division
    jmp end
 6 division:
    ; pass into reg1 the dividend
     ; pass into reg2 the divisor
     push reg3; use reg3 as a check therefore save value
     push reg4; reg4 will hold the quotient
     mov reg2, reg3; move the divisor
11
     movi reg4, #0; set the quotient to zero initially
12
     \operatorname{sub} \operatorname{reg1}, \operatorname{reg2} : \operatorname{dividend\_cur}(\operatorname{reg2}) = \operatorname{dividend\_prev}(\operatorname{reg1}) - \operatorname{divisor}(\operatorname{reg2})
     mov reg2, reg1 ; dividend\_prev(reg1) = dividend\_cur(reg2)
15
     mov reg3, reg2 ; dividend\_cur(reg2) = reg3
     addi reg4, \#1; increment quotient by 1
     cmp reg1, reg3; compare reg1 to reg3
    jae divide ; if above or equal
    jmp divide_end ; else quit the sub routine
21 divide_end:
    mov reg4, reg2; move the quotient into reg2
     ; reg1 contains the remainder
     pop reg4
     pop reg3; retrive old value of reg3
26
    return
27 end:
    addi reg2, \#0
28
    addi reg1, #0
29
    jmp end
```

Listing D.3: Assembly code for a software implementation of division

prime_number.asm

```
movi reg0, #0; initalise the stack pointer
    movi reg5, #11; value to determine if prime
   call check_prime
   jmp end
5 check_prime:
   movi reg<br/>6, #2 ; this is the 1st number that will divide the to_be_prime_number
    movi reg7, \#1; move 1
    sub reg5, reg7; this should hold the upper limit
    movi reg8, #0
9
10 continue:
    mov reg5, reg1; move dividend into reg1
    mov reg6, reg2; move divisor into reg2
    call division; divide
13
    cmp reg1, reg8; check if remainder is 0
   jz not_prime; if remainder is 0 then not a prime so flag output is 0
    addi reg6, #1; increment for the next for the next divisor
    cmp reg6, reg5; check if the divisor is equal to the dividend
   jz end_search ; if the above result is 0 then end the search and flag it as zero
```

```
jmp continue; else continue
20 not_prime:
    movi reg10, \#0
    return
22
23 end_search:
    movi reg10, #1
    return
25
26 division:
    ; pass into reg1 the dividend
    ; pass into reg2 the divisor
    push reg3; use reg3 as a check therefore save value
    push reg4; reg4 will hold the quotient
    mov reg2, reg3; move the divisor
    movi reg4, #0; set the quotient to zero initially
зз divide:
    sub reg1, reg2; dividend_cur(reg2) = dividend_prev(reg1) - divisor(reg2)
    mov reg2, reg1; dividend_prev(reg1) = dividend_cur(reg2)
    mov reg3, reg2; dividend_cur(reg2) = reg3
    addi reg4, #1; increment quotient by 1
    cmp reg1, reg3 ; compare reg1 to reg3
    jae divide ; if above or equal
    jmp divide_end ; else quit the sub routine
41 divide_end:
    mov reg4, reg2; move the quotient into reg2
    ; reg1 contains the remainder
    pop reg4
    pop reg3; retrive old value of reg3
45
    return
47 end:
    addi reg10, #0
    jmp end
```

Listing D.4: Assembly code for checking if a number is a prime number or not

sample_tx.asm

```
movi reg0, #0
movi reg1, #10
movi reg2, #11
movi reg3, #12
movi reg4, #13
movi reg5, #4
push reg5
push reg4
push reg2
push reg1
movi reg6, #0
movi reg6, #0
movi reg6, #0
movi reg6, #0
```

```
movi reg6, #0
     ; compare the value to see if data cane be transferred
     ; if the result is not equal to zero then data cannot be transfered
18
     jz tranf
19
     jmp exit
    ; transfer 5 packet data
22 tranf:
     \operatorname{trf}
23
     \operatorname{trf}
24
     \operatorname{trf}
     \operatorname{trf}
26
     \operatorname{trf}
27
28 exit:
     movi reg6, #0
```

Listing D.5: Assembly code for microprocessor transmitter

$sample_rx.asm$

```
movi reg0, #0
    movi reg6, \#0
    movi reg6, #0
    movi reg6, #0
9
    movi reg6, #0
    movi reg6, #0
    movi reg6, #0
    movi reg6, #0
    movi reg6, \#0
    movi reg6, \#0
16
17
    _{\rm cbr}
    jz exit
18
    rtr
19
    rtr
20
21
    rtr
    rtr
22
   rtr
23
24 exit:
```

Listing D.6: Assembly code for microprocessor reciever

Appendix E

Assembler code

```
main.c
         *************************
2 * File name
       main.c
4 * Description
       This is the main program file for the assembler.
       Sreethyan Aravinthan (UCL)
  11 // standard header files
12 #include <stdio.h>
13 #include <string.h>
15 // personal header files
16 #include "assembly.h"
#include "preprocess.h"
  #include "extra.h"
20 void combine_files(int argc, char * argv[], char out_file)
   // open the combined file in write mode
   FILE * combine = xfopen("combined.asm", "w");
   // this will be the pointer of the read file
   FILE * read_file;
   // this will hold the current file that is read from the current file
26
       char line[1000];
   // go through all the files and combine into a single new file
   for(int i = 1; i < argc - out\_file; i++)
30
```

```
// open the file
31
      read_file = xfopen(argv[i], "r");
32
      // read until EOF
33
      while(fgets(line, 1000, read_file) != NULL)
34
35
        // write to new combined file
36
        fprintf(combine, "%s", line);
37
38
      // close current file and then go to the next file if it exists
39
      fclose(read_file);
40
41
     // close the combined file
42
    fclose(combine);
43
44
45
46 int main(int argc, char * argv[])
    char * file_name;
48
    char out_file = 1;
49
50
     // check if three arguments are supplied
    if(argc < 2)
52
53
      printf("Too few arguements\nNeed atleast two arguements\n");
54
      return 0;
55
56
    else // one file assembly
57
58
      // check to see if the output file is supplied
59
      if(strstr(argv[argc - 1], ".mem") == NULL)
60
61
       printf("No output file given\nSetting output file as out.mem\n");
62
       out_file = 0;
63
64
      // combine all input files
65
      combine_files(argc, argv, out_file);
66
    // remove the comments — creates a file called no_comments.asm
68
    remove_comments("combined.asm");
69
    // remove and replace with addresses
70
    remove_label();
    if(out\_file == 1)
72
    {
73
      // convert from mnemonics to machine code
74
      convert\_to\_machine\_code(argv[argc - 1]);
    }
76
77
    else
78
      // convert from mnemonics to machine code
```

```
convert_to_machine_code("out.mem");

// remove temporary files
remove("combined.asm");
remove("no_comments.asm");
remove("no_labels.asm");
return 0;
}
```

Listing E.1: This is the main program file that calls the appropriate functions to convert the assembly code to machine code

preprocess.h

```
********************************
2 * File name
      preprocess.h
4 * Description
      Header file preprocess.h
      Sreethyan Aravinthan (UCL)
  9
10 /*
  * Design Unit:
* File name:
  * Description:
  * Author:
  * Version:
16
17
18 #ifndef _PREPROCESS_H_
  #define _PREPROCESS_H_
21 #define NUM_OF_LABELS
22 #define NUM_OF_ADDRESSES 100
23 #define LENGTH_OF_LABEL 100
  #define LENGTH_OF_INSTR
  #define SPACE
26 #define TAB
27 #define NEW_LINE
                  10
28 #define UPPER_A
                  65
29 #define UPPER_Z
                  90
30 #define LOWER_A
                  97
31 #define LOWER_Z
                  122
32 #define UNDERSCORE
  #define ZERO
               48
34 #define NINE
               57
```

```
36 typedef struct
37
    // multi-array which holds all the labels in the assembly file
38
    char labels[NUM_OF_LABELS][LENGTH_OF_LABEL];
39
40
    // array which holds the address of each label
41
    unsigned int label_address[NUM_OF_ADDRESSES];
42
43
    // this indicates the number of labels/addresses that were filled
44
    int index;
   }labels_and_addresses_file;
46
  // functions
  void remove_comments(char * file_name);
  void remove_label(void);
52 #endif
```

Listing E.2: This is the header file for all the preprocessing functions

preprocess.c

```
2 * File name
       preprocess.c
4 * Description
       This file has functions which remove comments and labels were.
6 * Author
       Sreethyan Aravinthan (UCL)
  10 // standard header files
11 #include <stdio.h>
12 #include <stdlib.h>
13 #include <string.h>
15 // personal header files
16 #include "preprocess.h"
17 #include "extra.h"
  // remove the comments from the code and create a new file
  // lets call the file no_comments.asm
void remove_comments(char * file_name)
22 {
   FILE * original_code = xfopen(file_name, "r");
   FILE * no_comment_code = xfopen("no_comments.asm", "w");
   char line[100]; // stores current line read
```

```
char * target = ";";
26
    char * occur = NULL;
27
28
    while(fgets(line, 100, original_code) != NULL)
29
30
      occur = strstr(line, target);
31
32
      // check to see if the pointer is not NULL indicating that this line has a;
33
      if(occur != NULL)
34
35
        // remove the ;
36
        // add a \n and \0
        *occur = '\n';
38
        *(\text{occur} + 1) = ' \setminus 0';
39
40
        // provided the format is not a tab then new line then save line in file
41
       if(strcmp(line, "\n") != 0 && strcmp(line, "\n") != 0)
42
43
         fprintf(no_comment_code, "%s", line);
44
45
46
      // if the pointer is null then the line has no comment therefore write it in
47
48
49
        fprintf(no_comment_code, "%s", line);
50
51
    // close all the files
54
    fclose(original_code);
    fclose(no_comment_code);
56
57
   void remove_label(void)
59
60
    FILE * no_comment_code = xfopen("no_comments.asm", "r");
61
    FILE * no_labels_code = xfopen("no_labels.asm", "w");
    char line[LENGTH_OF_INSTR]; // hold the current line that was read from the file
63
64
    // hold the instructions that will take two 16 bit values in instruction memory in a multi-
65

→ dimmesional array

    char two_space_instr[16][5];
66
    // copythe values in
67
    strcpy(two_space_instr[0], "jz");
68
    strcpy(two_space_instr[1], "jmp");
    strcpy(two_space_instr[2], "movi");
70
    strcpy(two_space_instr[3], "addi");
    strcpy(two_space_instr[4], "subi");
    strcpy(two\_space\_instr[5], "andi");
```

```
strcpy(two_space_instr[6], "ori");
     strcpy(two_space_instr[7], "call");
     strcpy(two_space_instr[8], "jb");
76
     strcpy(two_space_instr[9], "jbe");
77
     strcpy(two_space_instr[10], "ja");
78
     strcpy(two_space_instr[11], "jae");
     strcpy(two_space_instr[12], "jg");
80
     strcpy(two_space_instr[13], "jge");
81
     strcpy(two_space_instr[14], "jl");
     strcpy(two_space_instr[15], "jle");
     // this will hold all the labels and their addresses
85
     labels_and_addresses_file file_data;
86
     // initialise the index field to 0
     file_{data.index} = 0;
88
89
     char * colon = ":";
90
     char * occur = NULL;
     // this holds the address of the current instruction
92
     unsigned short int address = 0;
93
94
     // find the labels and the corresponding address
     while(fgets(line, LENGTH_OF_INSTR, no_comment_code) != NULL)
96
97
      // check if the line has a colon
98
      occur = strstr(line, colon);
99
100
       // if the line does have a colon get the label
      if(occur != NULL)
        // place null terminator at the same place as colon
104
        *occur = '\setminus 0';
        // copy the label into the array
106
        strcpy(file_data.labels[file_data.index], line);
107
        // save the address of this label as well
108
        file_{data.label_address}[file_{data.index}] = address;
109
        // increment index for next label
        file_data.index++;
111
      // else calculate the next address
      else
114
        // flag to indicate if the address needs to be jumped by 2
116
        char plus 2 = 0;
117
118
        // check to see if the current instruction has an instruction which takes up 2 16 bit fields
119
        for(int i = 0; i < 16; i++)
120
          if(strstr(line, two_space_instr[i]) != NULL)
```

```
123
            plus_2 = 1;
124
            break;
125
126
128
         // if yes add 2 or else add 1
129
         if(plus_2 == 1)
130
          address += 2;
133
         else
134
         {
135
          address++;
136
137
       }
138
     }
139
140
     // go back to the begining of the file
141
     rewind(no_comment_code);
142
143
     // get the line
144
     // see if it has a:
145
     // if yes do nothing
146
     // if no (NULL) then check if it has a ,
147
     // if yes then print line to file
148
     // if no then the instruction can be jump, call, one operand(pop) or zero opernad
149
         \hookrightarrow instructions(cbt)
     // get the instruction and compare it to the list of jump and call
150
     // if no print the line to file
     // if yes find the address of the label and replace it and write to file
152
     char * comma = ",";
     char has\_label = 0;
155
156
     char label_instr[11][5];
157
     strcpy(label_instr[0], "jz");
     strcpy(label_instr[1], "jmp");
159
     strcpy(label_instr[2], "call");
160
     strcpy(label_instr[3], "jb");
161
     strcpy(label_instr[4], "jbe");
     strcpy(label_instr[5], "ja");
strcpy(label_instr[6], "jae");
163
164
     strcpy(label_instr[7], "jg");
165
     strcpy(label_instr[8], "jge");
166
     strcpy(label_instr[9], "jl");
167
     strcpy(label_instr[10], "jle");
168
169
     char ** words_in_line;
```

```
int num\_of\_words = 0;
     int num\_of\_frees = 0;
172
     char * shifted_line = NULL;
173
174
     // remove all the labels and replace it with the address
     // also remove all the labels that has a colon next to iti
176
     while(fgets(line, LENGTH_OF_INSTR, no_comment_code) != NULL)
177
178
       shifted\_line = shift\_left\_one(line);
179
180
       occur = strstr(shifted\_line, colon);
181
182
       // this line is not a label
183
       if(occur == NULL)
184
185
         // find out if a comma exists in the line
186
         occur = strstr(shifted_line, comma);
187
         // this means that this is a two operand instruction and they do not have labels. Simply
189
         \hookrightarrow print the line into the file
        if(occur != NULL)
190
          fprintf(no_labels_code, "%s", shifted_line);
192
193
         // the instruction can be jump, call, one operand(pop) or zero operand instructions(cbt)
         else
196
          words_in_line = get_words_from_string(shifted_line, &num_of_words, &num_of_frees);
197
          // go through the instructions and see if it has 2 space instructions
198
          for(int i = 0; i < 16; i++)
200
            if(strcmp(words\_in\_line[0], label\_instr[i]) == 0)
201
             has\_label = 1;
203
              break;
204
205
          }
207
          // free the allocated memory
208
          free_split(words_in_line, num_of_frees);
209
          // this line of code does not have a label as an operand
211
          if(has\_label == 0)
212
          {
213
            fprintf(no_labels_code, "%s", shifted_line);
          }
215
          // this line of code does have a label as an operand
216
          else if(has_label == 1)
217
```

```
// get the words from the line of code
219
            words_in_line = get_words_from_string(line, &num_of_words, &num_of_frees);
220
            fprintf(no\_labels\_code, "\%s", words\_in\_line[0]);
221
            // now go through all the labels and find the address and replace it with its address
222
            for(int j = 0; j < file_data.index; <math>j++)
223
             if(strcmp(file_data.labels[j], words_in_line[1]) == 0)
226
               fprintf(no_labels_code,"%d\n", file_data.label_address[j]);
227
               break;
230
            // free the allocated memory
231
            free_split(words_in_line, num_of_frees);
233
          has\_label = 0;
234
235
236
237
238
     fclose(no_comment_code);
239
     fclose(no_labels_code);
241
```

Listing E.3: This is the source file for all the preprocessing functions

assembly.h

```
\hookrightarrow
2 * File name
     assembly.h
4 * Description
     Header file assembly.h
6 * Author
     Sreethyan Aravinthan (UCL)
 10 #ifndef _ASSEMBLY_H_
 #define _ASSEMBLY_H_
11
13 #define NUM_OF_INSTR
 #define MNEMONIC_LENGTH
 #define OPCODE_LENGTH 6
 #define NUM_OF_REG
                  32
 #define REG_LENGTH
                  6
19 typedef struct
20 {
```

```
char mnemonic[NUM_OF_INSTR][MNEMONIC_LENGTH];
    char * opcode[NUM_OF_INSTR];
   }instructions;
24
  typedef struct
25
26
    char reg[NUM_OF_REG][REG_LENGTH];
    char * operand[NUM_OF_REG];
28
   }registers;
29
30
   // functions
  void convert_to_machine_code(char * output_file);
  void get_list_of_instr(instructions * list_of_instr);
  void get_list_of_regs(registers * list_of_regs);
  void free_all_opcodes_and_operands(instructions * list_of_instr, registers * list_of_regs);
  char * reg_operand_get(char * reg, registers * list_of_regs);
  char * two_operands(char * code, FILE * machine_code, registers * list_of_regs, instructions *
       \hookrightarrow list_of_instr);
38 void label_operands(char * code, FILE * machine_code, instructions * list_of_instr);
  char * immediate_operands(char * code, FILE * machine_code, registers * list_of_regs,

→ instructions * list_of_instr);

40 char * stack_operands(char * code, FILE * machine_code, registers * list_of_regs, instructions *
       \hookrightarrow list_of_instr);
41 void return_instr();
42 void comms_instr(FILE * machine_code, char * instr, instructions * list_of_instr);
   void clean_up(FILE * no_labels_code, FILE * machine_code, instructions * list_of_instr,
       \hookrightarrow registers * list_of_regs);
44
45 #endif
```

Listing E.4: This is the header file for all the functions that are responsible for converting the preprocessed assembly code into machine code

assembly.c

```
15 // personal header files
   #include "assembly.h"
   #include "extra.h"
18
   void get_list_of_instr(instructions * list_of_instr)
19
20
    // open file which contains all the instructions that can run on
21
    // the processor
22
    FILE * instructions_file = xfopen("/mnt/d/Documents/University/Year_3/Project/Solution/
       → Assembler/Software/src/instructions.txt", "r");
24
    // read from the file and store it in the array field called mnemonic
25
    for(unsigned short int index = 0; index < NUM_OF_INSTR; index++)
26
27
      fscanf(instructions_file, "%s", list_of_instr->mnemonic[index]);
28
29
30
    // close the file
31
    fclose(instructions_file);
32
33
34
   void get_list_of_regs(registers * list_of_regs)
35
36
    // open file which contains all the registers that are part of the processor
37
    FILE * registers_file = xfopen("/mnt/d/Documents/University/Year_3/Project/Solution/
38
       → Assembler/Software/src/registers.txt", "r");
39
    // read from the file and store it in the array field called reg
40
    for(unsigned int index = 0; index < NUM_OF_REG; index++)
42
      fscanf(registers_file, "%s\n", list_of_regs->reg[index]);
43
44
45
    // close the file
46
    fclose(registers_file);
47
48
49
   void free_all_opcodes_and_operands(instructions * list_of_instr, registers * list_of_regs)
50
51
    // free the opcodes
    for(int i = 0; i < NUM_OF_INSTR; i++)
53
54
      free(list_of_instr->opcode[i]);
      list_of_instr->opcode[i] = NULL;
56
58
    // free the operands
59
    for(int i = 0; i < NUM_OF_REG; i++)
```

```
61
      free(list_of_regs->operand[i]);
62
      list\_of\_regs->operand[i] = NULL;
63
64
65
66
   void convert_to_machine_code(char * output_file)
67
68
     // open the file called no_labels in read mode
69
    FILE * no_labels_code = xfopen("no_labels.asm", "r");
70
     // open the file called machine code in write mode which contains the machine code
72
     // that will run on the processor
73
     FILE * machine_code = xfopen(output_file, "w");
74
75
     // create memory which holds the mnemonics and the coresponding opcodes
76
     instructions * list_of_instr = (instructions *) xmalloc(sizeof(instructions));
     // load mnemonics that are part of the processor
     get_list_of_instr(list_of_instr);
79
80
     // convert each opcode from decimal to binary and store in the opcode field
81
     for(unsigned short int index = 0; index < NUM_OF_INSTR; index++)
82
83
      list_of_instr->opcode[index] = convert_to_binary(index, 0, 6);
84
85
86
     // create memory which golds the registers and the coresponding operands in binary format
87
     registers * list_of_regs = (registers *)xmalloc(sizeof(registers));
88
     // load the registers and get the operands for each registers
89
     get_list_of_regs(list_of_regs);
91
     // convert each operand from decimal to binary and store in the operand field
92
     for(unsigned short int index = 0; index < NUM_OF_REG; index++)
93
94
      list_of_regs->operand[index] = convert_to_binary(index, 0, 5);
95
96
97
     char line[100];
98
     int num\_of\_words = 0;
99
     int num\_of\_frees = 0;
100
     char ** words_in_line;
     int instr = 0;
     // get the current line
     // get the words from it
     // get the instruction and find out which one it is
106
     // use that index for a switch case
     // call the function that will convert to machine code
108
109
```

```
while(fgets(line, 100, no_labels_code) != NULL)
110
111
       words_in_line = get_words_from_string(line, &num_of_words, &num_of_frees);
112
113
      for(instr = 0; instr < NUM_OF_INSTR; instr++)
114
115
        if(strcmp(list_of_instr->mnemonic[instr], words_in_line[0]) == 0)
116
117
          break;
118
119
120
121
       // if the mnemonic is not found then print an error message and exit
122
      if(instr == NUM\_OF\_INSTR)
123
124
        char * target = "\n";
125
        char * occur = NULL;
126
        occur = strstr(line, target);
128
        *occur = '\setminus 0';
129
130
        // print the error message
131
        fprintf(stderr, "Instruction \"%s\" is not valid as it has an invalid mnemonic %s\n", line,
        \hookrightarrow words_in_line[0]);
        // free the words that were taken from the line
133
        free_split(words_in_line, num_of_frees);
134
        clean_up(no_labels_code, machine_code, list_of_instr, list_of_regs);
135
        // exit the program
136
        exit(-1);
137
138
139
      switch(instr)
140
141
        case 0: // ld
142
        case 1: // str
143
        case 2: // add
144
        case 3: // sub
        case 4: // and
146
        case 5: // or
147
                // mov
        case 6:
148
        case 7: // cmp
149
150
          char * error_operand = two_operands(line, machine_code, list_of_regs, list_of_instr);
          if(error_operand != NULL)
152
153
            char * target = "\n";
154
           char * occur = NULL;
156
           occur = strstr(line, target);
```

```
*occur = ' \setminus 0';
158
159
             // print the error message
160
             fprintf(stderr, "Instruction \"%s\" is not valid as it has an invalid operand %s\n", line,
161
         \hookrightarrow error_operand);
             // free the memory
162
            free(error_operand);
163
            free_split(words_in_line, num_of_frees);
164
            clean_up(no_labels_code, machine_code, list_of_instr, list_of_regs);
165
             // exit the program
166
            \operatorname{exit}(-1);
167
168
           break;
         case 8:
                  // jz
171
         case 9:
                  // jmp
         case 17: // call
         case 19: // jb
         case 20: // jbe
175
         {\color{red} \mathbf{case}} \ 21 : \ // \ \mathbf{ja}
176
         case 22: // jae
177
         case 23: // jg
178
         case 24: // jge
179
         case 25: // jl
180
         case 26: // jle
181
           label_operands(line, machine_code, list_of_instr);
182
           break;
183
         case 10: // movi
184
         case 11: // addi
185
         case 12: // subi
         case 13: // andi
187
         case 14: // ori
188
           char * error_operand = immediate_operands(line, machine_code, list_of_regs, list_of_instr);
190
           if(error_operand != NULL)
191
192
            char * target = "\n";
            char * occur = NULL;
194
195
            occur = strstr(line, target);
196
             *occur = '\setminus 0';
198
             // print the error message
199
            fprintf(stderr, "Instruction \"%s\" is not valid as it has an invalid operand %s\n", line,
200
         \hookrightarrow error_operand);
             // free the memory
201
            free(error_operand);
202
            free_split(words_in_line, num_of_frees);
203
            clean\_up(no\_labels\_code, \ machine\_code, \ list\_of\_instr, \ list\_of\_regs);
```

```
// exit the program
205
            \operatorname{exit}(-1);
206
207
208
           break;
209
         case 15: // push
210
         case 16: // pop
211
212
           {\bf char}*{\bf error\_operand}={\bf stack\_operands}({\bf line,\,machine\_code,\,list\_of\_regs,\,list\_of\_instr});
213
           if(error_operand != NULL)
214
             char * target = "\n";
216
            char * occur = NULL;
217
            occur = strstr(line, target);
219
            *occur = '\setminus 0';
220
221
             // print the error message
            fprintf(stderr, "Instruction \"%s\" is not valid as it has an invalid operand %s\n", line,
223
         \hookrightarrow error_operand);
             // free the memory
224
            free(error_operand);
            free_split(words_in_line, num_of_frees);
226
            clean_up(no_labels_code, machine_code, list_of_instr, list_of_regs);
227
             // exit the program
            \operatorname{exit}(-1);
230
231
           break;
232
         case 18: // return
           return_instr(machine_code);
234
           break;
235
         case 27: // cbt
         case 28: // trf
237
         case 29: // pr
238
         case 30: // cbr
239
         case 31: // rtr
         case 32: // rr
241
           comms_instr(machine_code, words_in_line[0], list_of_instr);
242
           break;
243
         default:
           break;
245
246
        // free memory used for this line of code
247
       free_split(words_in_line, num_of_frees);
249
250
     clean_up(no_labels_code, machine_code, list_of_instr, list_of_regs);
251
252
```

```
char * reg_operand_get(char * reg, registers * list_of_regs)
254
255
     // hold the address where the binary format of the register is stored
256
     char * operand;
257
     // use this variable to index through the array of registers
     int index = 0;
     // find the register
260
     for(index = 0; index < NUM\_OF\_REG; index++)
261
262
      if(strcmp(reg, list\_of\_regs->reg[index]) == 0)
264
        operand = list_of_regs->operand[index];
265
        break;
267
268
     // if index is NUM_OF_REG then the register does not exist
269
     // therefore return NULL to indicate the register does not exist
     if(index == NUM\_OF\_REG)
271
272
      return NULL;
273
     // return the address of the binary format of the register
     return operand;
276
277
278
   char * two_operands(char * code, FILE * machine_code, registers * list_of_regs, instructions *
        \hookrightarrow list_of_instr)
280
     // this will be a double pointer that holds the address of all the strings in an instruction
     char ** indiv;
282
     // this will hold the number of strings in the instruction
283
     int num\_of\_data = 0;
     // this will hold the number of frees
     int num\_of\_frees = 0;
286
     // get all the strings in the instruction
287
     indiv = get_words_from_string(code, &num_of_data, &num_of_frees);
     // get the length of the 1st operand
     int length = strlen(indiv[1]);
290
     // add a null terminator one less than length of the string so that the comma is removed
291
     indiv[1][length - 1] = '\0';
293
     // print opcode
294
     for(int i = 0; i < NUM\_OF\_INSTR; i++)
295
      if(strcmp(indiv[0], list\_of\_instr->mnemonic[i]) == 0)
297
298
        fprintf(machine_code, "%s", list_of_instr->opcode[i]);
299
        break;
```

```
}
301
302
303
     // get the 1st operand
304
     char * operand_1 = reg_operand_get(indiv[1], list_of_regs);
305
     // get the 2nd operand
     char * operand_2 = reg_operand_get(indiv[2], list_of_regs);
307
308
     // if the 1st operand is NULL then the register does not exisit
309
     if(operand_1 == NULL)
310
311
      char * error_operand = (char *)xmalloc(sizeof(char) * strlen(indiv[1]));
312
      strcpy(error_operand, indiv[1]);
313
      free_split(indiv, num_of_frees);
314
      return error_operand;
315
316
     // if the 2nd operand is NULL then the register does not exisit
317
     else if(operand_2 == NULL)
318
319
      char * error_operand = (char *)xmalloc(sizeof(char) * strlen(indiv[2]));
320
      strcpy(error_operand, indiv[2]);
321
      free_split(indiv, num_of_frees);
      return error_operand;
323
324
325
     // print the 1st and 2nd operand and a newline
326
     fprintf(machine_code, "%s", operand_1);
327
     fprintf(machine_code, "%s", operand_2);
328
     fprintf(machine_code, "\n");
329
     // free the strings and the double pointer
     free_split(indiv, num_of_frees);
331
     // return NULL to indicate that it is successul
332
     return NULL;
333
334
335
   void label_operands(char * code, FILE * machine_code, instructions * list_of_instr)
336
337
     char ** indiv;
338
     int num\_of\_data = 0;
339
     int num\_of\_frees = 0;
340
     indiv = get_words_from_string(code, &num_of_data, &num_of_frees);
342
     // print opcode
343
     for(int i = 0; i < NUM\_OF\_INSTR; i++)
344
345
      if(strcmp(indiv[0], list_of_instr->mnemonic[i]) == 0)
346
347
        fprintf(machine_code, "%s", list_of_instr->opcode[i]);
348
        break;
```

```
}
350
351
     fprintf(machine_code, "0000000000");
352
     fprintf(machine\_code, "\n");
353
354
     int label = atoi(indiv[1]);
355
     char * label_bin = convert_to_binary(label, 0, 16);
356
     fprintf(machine_code, "%s\n", label_bin);
357
358
     free(label_bin);
359
     free_split(indiv, num_of_frees);
360
361
362
   char * immediate_operands(char * code, FILE * machine_code, registers * list_of_regs,
363
        \hookrightarrow instructions * list_of_instr)
364
     // this will be a double pointer that holds the address of all the strings in an instruction
365
     char ** indiv;
367
     // this will hold the number of strings in the instruction
     int num\_of\_data = 0;
368
     // this will hold the number of frees
369
     int num\_of\_frees = 0;
     // get all the strings in the instruction
371
     indiv = get_words_from_string(code, &num_of_data, &num_of_frees);
372
     // get the length of the 1st operand
373
     int length = strlen(indiv[1]);
374
     // add a null terminator one less than length of the string so that the comma is removed
375
     indiv[1][length - 1] = '\0';
376
377
     // print opcode
378
     for(int i = 0; i < NUM_OF_INSTR; i++)
379
380
       if(strcmp(indiv[0], list_of_instr->mnemonic[i]) == 0)
381
382
        fprintf(machine_code, "%s", list_of_instr->opcode[i]);
383
        break;
384
       }
386
387
     char * reg_operand = reg_operand_get(indiv[1], list_of_regs);
388
     // if the reg operand is NULL then the register does not exisit
     if(reg\_operand == NULL)
390
391
       char * error_operand = (char *)xmalloc(sizeof(char) * strlen(indiv[1]));
392
       strcpy(error_operand, indiv[1]);
393
       free_split(indiv, num_of_frees);
394
       return error_operand;
395
396
     // print the reg_operand
```

```
fprintf(machine_code, "%s%s", reg_operand, reg_operand);
398
     fprintf(machine\_code, "\n");
399
400
     // check if the immediate has a '-'
401
     int i = 0;
402
     for(i = 0; i < strlen(indiv[2]); i++)
403
404
      if(indiv[2][i] == '-')
405
406
        break;
407
409
410
     // this will hold the address of the immediate value that will be extracted from the 2nd
        \hookrightarrow operand
     char * immediate;
412
413
     // if i is 1 then it means that the immediate is a negative value
415
     if(i == 1)
416
       // increment by 1 so that we skip the '-'
417
      i++;
418
       // create memory on the heap
419
      immediate = (char *)xmalloc(sizeof(char) * (strlen(indiv[2]) - 2));
420
      int j = 0;
421
       // copy data
      for(j = 0; j < strlen(indiv[2]) - 2; j++, i++)
423
424
        immediate[j] = indiv[2][i];
425
426
       // place null terminator
427
      immediate[j] = '\0';
428
       // convert from string to integer
429
430
      int immediate_int = atoi(immediate);
       // convert the integer to binary format
431
      char * immediate_bin = convert_to_binary(immediate_int, 1, 16);
432
       // print the binary format of the immediate to the file
433
      fprintf(machine_code, "%s\n", immediate_bin);
434
       // free the immediate binary format
435
      free(immediate_bin);
436
     else
438
439
       // set the i to 1 so that the data is copied after the # character
440
441
      // create memory on the heap
442
      immediate = (char *)xmalloc(sizeof(char) * (strlen(indiv[2]) - 1));
443
       // copy the immediate
444
      int j = 0;
```

```
for(j = 0; j < strlen(indiv[2]) - 1; j++, i++)
446
447
        immediate[j] = indiv[2][i];
448
449
       // place null terminator
450
      immediate[j] = ' \ 0';
451
       // convert from string to integer
452
      int immediate_int = atoi(immediate);
453
       // convert from integer to binary format
454
      char * immediate_bin = convert_to_binary(immediate_int, 0, 16);
       // print the binary format of the immediate to the file
      fprintf(machine_code, "%s\n", immediate_bin);
457
       // free the immediate binary format
458
      free(immediate_bin);
459
460
461
     // free the immediate value that was copied
462
     free(immediate);
     // free the each opcode and operand from the current instruction
464
     free_split(indiv, num_of_frees);
465
466
     return NULL;
468
469
   char * stack_operands(char * code, FILE * machine_code, registers * list_of_regs, instructions *
470
        \hookrightarrow list_of_instr)
471
     char ** indiv;
472
     int num_of_data = 0;
473
     int num\_of\_frees = 0;
     indiv = get_words_from_string(code, &num_of_data, &num_of_frees);
475
     int length = strlen(indiv[1]);
     indiv[1][length] = '\0';
478
     // print opcode
479
     for(int i = 0; i < NUM_OF_INSTR; i++)
480
      if(strcmp(indiv[0], list_of_instr->mnemonic[i]) == 0)
482
483
        fprintf(machine_code, "%s", list_of_instr->opcode[i]);
484
        break;
486
487
488
     char * reg_operand = reg_operand_get(indiv[1], list_of_regs);
489
     // if the reg operand is NULL then the register does not exisit
490
     if(reg\_operand == NULL)
491
492
      char * error_operand = (char *)xmalloc(sizeof(char) * strlen(indiv[1]));
```

```
strcpy(error_operand, indiv[1]);
494
      free_split(indiv, num_of_frees);
495
      return error_operand;
496
497
498
     fprintf(machine_code, "00000");
499
     fprintf(machine_code, "%s", reg_operand);
     fprintf(machine_code, "\n");
501
     free_split(indiv, num_of_frees);
502
     return NULL;
504
505
506
    void return_instr(FILE * machine_code)
     fprintf(machine_code, "010010000000000\n");
509
510
   void comms_instr(FILE * machine_code, char * instr, instructions * list_of_instr)
512
513
     // print opcode
514
     for(int i = 0; i < NUM\_OF\_INSTR; i++)
516
      if(strcmp(instr, list_of_instr->mnemonic[i]) == 0)
517
        fprintf(machine_code, "%s", list_of_instr->opcode[i]);
        break;
520
     fprintf(machine_code, "0000000000\n");
524
525
526
   void clean_up(FILE * no_labels_code, FILE * machine_code, instructions * list_of_instr,
527
        \hookrightarrow registers * list_of_regs)
528
     fclose(no_labels_code);
529
     fclose(machine_code);
530
     free_all_opcodes_and_operands(list_of_instr, list_of_regs);
     free(list_of_instr);
     free(list_of_regs);
533
   Listing E.5: This is the source file for all the functions that are responsible for
```

converting the preprocessed assembly code into machine code

extra.h

1 /*

```
2 * File name
       extra.h
4 * Description
       Header file extra.h
6 * Author
       Sreethyan Aravinthan (UCL)
  10 #ifndef _EXTRA_H_
  #define _EXTRA_H_
13 #define WIDTH 16
15 // functions
16 FILE * xfopen(char * file_name, char * mode);
void * xmalloc(size_t size);
18 int positive_binary(unsigned short int immediate, char * binary_form, unsigned int index);
19 void twos_complement(char * binary_form, unsigned char width1);
20 char * convert_to_binary(unsigned short int immediate, char negative, unsigned char width);
21 char **get_words_from_string(const char *input_string, int *num_of_words, int *num_of_frees);
void free_split(char ** words, int num_of_frees);
23 char * shift_left_one(char * data);
24
25 #endif
  Listing E.6: This is the header file for all helper functions that are used throughout
  the code
  extra.c
        ***********************************
       File name
      extra.c
4 * Description
      This file has extra tools that are used for converting to machine code
6 * Author
      Sreethyan Aravinthan (UCL)
  10 // standard header files
11 #include <stdio.h>
12 #include <stdlib.h>
13 #include <string.h>
```

// personal header files#include "extra.h"

```
18 FILE * xfopen(char * file_name, char * mode)
19
20
     // open the file
21
    FILE * file = fopen(file\_name, mode);
     // if the file is NULL then exit gracefully
22
    if(file == NULL)
24
      fprintf(stderr, "File opening error");
25
      exit(-1);
26
27
    return file;
28
29
30
   void * xmalloc(size_t size)
32
      void * data = malloc(size);
33
34
      // if the requested data is not given in other words returned NULL exit
      if (data == NULL)
36
37
         fprintf(stderr, "virtual memory exhausted");
38
         \operatorname{exit}(-1);
39
40
41
      // return the data variable
42
      return data;
43
44
45
   void * xrealloc(void *ptr, size_t size)
46
      void * data = realloc(ptr, size);
48
49
      // if the requested data is not given in other words returned NULL exit
      if (data == NULL)
51
         fprintf(stderr, "virtual memory exhausted");
         \operatorname{exit}(-1);
55
56
      // return the data variable
57
      return data;
58
59
60
62 int positive_binary(unsigned short int immediate, char * binary_form, unsigned int index)
63
     // check if the value is greater than 1
64
         if(immediate > 1)
65
```

```
index = positive_binary(immediate/2, binary_form, index);
67
          }
68
69
     // if the moduls is 1 then set that index value to 1
70
     // else 0
71
          if(immediate \% 2 == 1)
          {
73
                binary_form[index] = '1';
74
75
          else
76
77
                binary\_form[index] = '0';
78
79
     // increment index for the next binary number
80
          index++;
81
82
     // return index for the next binary number which was called in a recursive manner
83
          return index;
84
85
86
   void twos_complement(char * binary_form, unsigned char width)
87
88
          // convert to 1s complement
89
          for(int i = 0; i < width; i++)
90
91
                if(binary\_form[i] == '0')
92
                {
93
                      binary_form[i] = '1';
94
                }
95
                else
                {
97
                      binary_form[i] = '0';
98
                }
          }
100
101
          // convert to 2s complement from 1s complement
102
          for(int i = width - 1; i >= 0; i--)
104
                if(binary\_form[i] == '1')
106
                      binary_form[i] = '0';
                }
108
                else
                {
110
                      binary_form[i] = '1';
111
                      break;
                }
          }
114
115
```

```
char * convert_to_binary(unsigned short int immediate, char negative, unsigned char width)
117
119
     // this will contain the positive binary form of a number
          char * pos_binary = (char *)malloc(sizeof(char) * width);
120
     // this variable will hold the pointer to which the correct number of bits of the binary
        \hookrightarrow number should be
          char * pos_binary_form = (char *)malloc(sizeof(char) * width);
          // set the length to 0 which hold the length of the initial postive version of the binary
        \hookrightarrow number
     int length = 0;
124
          // get the positive version of the number passed in
125
          length = positive_binary(immediate, pos_binary, 0);
126
          // add null terminator
          length++;
128
          pos\_binary[length] = '\setminus 0';
129
          length--;
130
          int i = 0;
          int j = 0;
134
     // create the positive binary number with the correct width
          for(i = 0; i < width - length; i++)
136
                pos\_binary\_form[i] = '0';
139
140
          for(j = 0; j < length; j++, i++)
141
142
                pos\_binary\_form[i] = pos\_binary[j];
144
145
          // if the flag for negative was set then get the 2s complement
147
          if(negative == 1)
          {
148
                twos_complement(pos_binary_form, width);
149
151
     // place null terminator
     pos\_binary\_form[width] = '\0';
153
     // free the earlier version of the positive binary number
     free(pos_binary);
156
          // printf("%s\n", pos_binary_form);
157
158
     // return the pointer to the positive binary number
159
     return pos_binary_form;
160
161
162
```

```
163 char **get_words_from_string(const_char *input_string, int *num_of_words, int *num_of_frees)
164
165
       // amount holds the number of words that can be taken from string
166
       // intialy 5
      unsigned int amount = 5;
167
168
       // start with asumming that there are 5 words in the string
169
      char **words = (char **)xmalloc(amount * sizeof(char *));
       // this is the defualt size of each word
172
      unsigned int word_size = 5;
173
174
       // allocate each word size as 5 as default
      for (int i = 0; i < amount; i++)
176
177
          words[i] = (char *)xmalloc(word_size * sizeof(char));
178
179
       // this is used to go through the string
181
      unsigned int index = 0;
182
       /* this is used to see how many words of the allocated amount has actually
183
      been filled */
184
      unsigned int amount_level = 0;
185
       // this is used to see how many characters have been filled
186
      unsigned int word_size_level = 0;
187
188
       // this is a flag used to see if the end of a word has been reached
189
      char clean = 0;
190
       // until space or \n or tab is not reached
      while(input_string[index] == ',' || input_string[index] == '\n'
193
                                             \| \text{input\_string}[\text{index}] == 9 
194
195
          // increment index to skip ' ' or '\n'
196
          index++;
197
198
       while(input_string[index] != '\0')
200
201
          if(word_size_level == word_size)
202
             word_size += 5;
204
             // create a new string of this size
205
             words[amount\_level] = (char *)xrealloc((void *)words[amount\_level],
206
                                             word\_size * sizeof(char));
          }
208
209
          // until space or \n or tab is not reached
210
          while(input_string[index] == ',' || input_string[index] == '\n'
```

```
\parallel \text{input\_string}[\text{index}] == 9
212
          {
213
              // increment index to skip ' ' or '\n'
214
             index++;
215
             clean = 1;
216
217
218
          if(clean == 1)
219
220
              // place null terminator at the end of string
              words[amount\_level][word\_size\_level] = '\0';
              // reset flag
223
             word\_size\_level = 0;
224
              //amount_levelincrement for the next string
226
             amount_level++;
227
228
              /* if the amount filled is the same as the max available then
             increase */
230
             if(amount\_level == amount)
231
232
                 // create a temp variable of char **
                 char ** temp = (char **)xmalloc((amount + 5) * sizeof(char *));
234
235
                 // create space for each word
                 for(int i = 0; i < amount + 5; i++)
238
                    // this for the old data to be copied over so strlen used
239
                    if(i < amount)
240
                    {
                       temp[i] = (char *)xmalloc((strlen(words[i]) + 1)
242
                                              * sizeof(char));
243
                           // this is for new data so default word_size
245
                    else
246
                       temp[i] = (char *)xmalloc(word\_size * sizeof(char));
247
                 }
249
250
                 // copy old data over
251
                 for(int i = 0; i < amount; i++)
                 {
253
                    strcpy(temp[i], words[i]);
254
                 }
255
                 // clear old data
257
                 for(int i = 0; i < amount; i++)
258
259
                    free(words[i]);
```

```
}
261
262
                 // clear words
263
                free(words);
264
265
                 // assign words to the newly created memory
                words = temp;
267
                 // NULL the inital pointer pointing to the newly created memory
268
                temp = NULL;
269
                 // increment the total number of words for comparison next time
                amount += 5;
272
273
             // reset flag such next time a space, \n or tab is reached
             clean = 0;
          }
276
          // assign current character
          words[amount_level][word_size_level] = input_string[index];
279
280
          // increment track and index for next character
281
          word_size_level++;
          index++;
283
       }
284
285
       // place \setminus 0 for last one
286
       words[amount\_level][word\_size\_level] = '\0';
287
288
       // assign the num_of_words and num_of_frees for use of printing and freeing
289
       *num\_of\_words = amount\_level + 1;
       *num\_of\_frees = amount;
291
292
       // return words
293
294
       return words;
295
296
   void free_split(char ** words, int num_of_frees)
297
298
     // free the individual strings
299
     for(int i = 0; i < num\_of\_frees; i++)
300
301
       free(words[i]);
302
       words[i] = NULL;
303
304
     // free the double pointer
     free(words);
306
     words = NULL;
307
308
309
```

```
\begin{array}{lll} & \text{310} & \text{char} * \text{shift\_left\_one}(\text{char} * \text{data}) \\ & \text{311} & \{ \\ & \text{312} & \text{int i}; \\ & \text{313} & \\ & \text{314} & \text{for}(i=1;\,i < \text{strlen}(\text{data});\,i++) \\ & \text{315} & \{ \\ & \text{316} & \text{data}[i-1] = \text{data}[i]; \\ & \text{317} & \} \\ & \text{318} & \text{data}[i-1] = \text{`}\backslash 0\text{'}; \\ & \text{319} & \text{return data}; \\ & \text{320} & \} \end{array}
```

Listing E.7: This is the source file for all helper functions that are used throughout the code