U.S.N.					

B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

December 2018 / January 2019 Semester End Main Examinations

Br Co	ourse (: Co Code	B.E. mputer Science and Engineering : 15CS3DCCOA : Computer Organization and Architecture	Semester: III Duration: 3 hrs. Max Marks: 100 Date: 05.01.2019	WATER AND
Ins	structi	ons:	 Answer any FIVE full questions, choosing one full Missing data, if any may suitably assumed. 	l question from each uni	t.
oages.			UNIT - I	The state of the s	
ank 1	1	a)	With neat diagram explain different functional units	of a computer.	08
dragonal cross mics on the remaining blank pages Ilpractice.		b)	For the following processor, calculate the performant execute). Clock rate = 800 MHz Number of instructions executed = 1000 Average number of steps needed per machine instruc	E PARTE DE LA CONTRACTOR DE LA CONTRACTO	04
oss mies of		c)	With example, explain any four addressing modes. UNIT - II		08
ctice.	2	a)	Design <i>Input interface</i> circuit. Show your design we describe.	vith neat diagram and	08
nalpra		b) .	Define bus arbitration. Explain the centralized ar diagram.	bitration with a neat	06
ted as 1		c)	With neat diagram explain Universal Serial Bus (USE	B) architecture.	06
real			OR		
uator will be treated as malpractice.	3	a)	Considering Asynchronous (or Handshake Control) diagram for the following and explain	Bus, write timing	10
			i. For Input data Transfer or Read Operation ii. For Output data Transfer or Write Operation		
eva	6	b)	Discuss the main phases involved in the operation of	SCSI bus.	06
ppeal to		c)	Differentiate between serial and parallel port.		04
on, a	* B		UNIT - III		
ealing of identification, appeal to eval	. 4	(A a cache is organized in the direct-mapped manner parameters: Main Memory size 64K words. Cache size 1K words Block size 128 words How many bits are there in main memory addr		06
eal			How many bits are there in main memory addr	DI OCK 1 WODD	

Important Note: Completing your answers, compulsorily draw diagonal cross

fields?

		your design with neat diagram.	
	c)	Describe the memory hierarchy with respect to speed, size and cost with a neat diagram.	04
		OR	
5	a)	Explain any two mapping functions used in cache Memory.	08
	b)	With a neat diagram explain how virtual memory translation takes place.	06
	c)	There is an average of 400 sectors per track, each sector contains 512 bytes of data. i. What is the maximum number of bytes that can be stored in this disk unit? ii. What is the data transfer rate in bytes per second at a rotational speed of 7200 rpm? (Note: rpm=Revolutions per minute.)	CONTRACTOR OF THE PARTY OF THE
		UNIT - IV	
6	a)	Perform multiplication for +13(Multiplicand) and -06(Multiplier) using Booth's Algorithm. Consider 5-bit number representation.	06
	b)	Design 32-bit adder using 4-bit carry look ahead adders(CLA). Calculate the number of gate delays for carry (C ₃₂) and Sum(S ₃₁). Note: Show your design with neat diagram.	08
	c)	Using restoring division algorithm, perform the division of 00011 (+3 Divisor) with 1000 (+8 Dividend). Show the solving steps completely and clearly. UNIT - V	06
7	a)	List and explain different classifications of parallel computer according Flynn's Taxonomy.	08
	b)	Using single bus organization, write complete control sequence for	08
	c) -	execution of the instruction Add (R3), R1; $R1 \leftarrow [R3] + [R1]$ With a neat block diagram, explain hardwired control unit.	04

Design memory module of 2Mx32 using 512K x 8 memory chips. Show
