U.S.N.					

08

## BMS College of Engineering, Bangalore-560019

(Autonomous Institute, Affiliated to VTU, Belgaum)

## July / August 2017 Supplementary Semester Examinations

Course: Computer Organization and Architecture Duration: 3 hrs Course Code: 15CS3DCCOA Max Marks: 100 Date: 31.07.2017 Instructions: 1. Answer any five full questions choosing one from each unit. 2. Assume missing data (if any) suitably UNIT 1 a) Describe basic performance equation for processor. Explain SPEC method for 06 1 Performance measurement. b) Write a program to evaluate the expression A X B + C X D in a 04 Single-accumulator processor. Assume the processor has Load, Store, Multiply and Add instructions. c) Consider a computer that has 32-bit big-endian arranged byte-addressable memory. A 04 program reads the name "Johnson" and stores them in successive byte locations starting at location 1000. Show the contents of memory words at location 1000 and 1004. Register R5 is used in a program to point to top of the stack. Write a sequence of 06 instructions using index, Auto increment and Auto decrement addressing modes to perform each of the following tasks. Pop the top two items off the stack, add them, and then push the result onto i) Copy the 5<sup>th</sup> item from the top into register R3 Remove top 10 items from the ii) stack UNIT 2 2 a) Identify the arbitration technique which uses daisy chain and demonstrate distributed 07 Arbitration technique with example. b) Devise a mechanism to handle interrupts which allows the interrupt to the processor, 06 when another interrupt is being serviced. c) Point out the limitations of synchronous bus transfer and manipulate it 07 to overcome the limitations. OR a) With a diagram of serial interface circuit, Discuss the connection of processor to 08 3 I/O devices using serial port. b) Discuss handshaking scheme for controlling data transfers on the bus between the 06 master and the slave, with timing diagram for input data transfer. c) Explain the main phases involved in the operation of SCSI Bus. 06 UNIT 3 4 a) Devise the implementation details in designing a 16-M DRAM chip, configured using 08 2M x 8 dynamic memory chip.

b) Illustrate different types of Read Only Memories.

	c)	A block-set-associative cache consists of total 64 blocks divided into 4-block sets.  The main memory contains 4096 blocks, each consisting of 128 words.  i) Find the number of bits in main memory address.  ii) Calculate the number of bits in TAG, SET and WORD fields	04
		OR	
5	a)	Explain Direct Cache memory mapping technique with block diagram.	06
	b)	Demonstrate the translation of Virtual address to physical address with diagram.	08
	c)	A disk has 24 recording sufaces and total of 14,000 cylinders. There is an average of 400 sectors per track. Each sector contains 512 bytes of data.  i) Calculate the maximum number of bytes that can be stored in this unit.  ii) Find the data transfer rate in bytes per second at a rotational speed of 7200rpm iii) Using 32-bit word, suggest a suitable scheme for specifying the disk address assuming there are 512 bytes per sector  UNIT 4	06
6	a)	Design a 16 bit Carry lookahead adder by cascading 4-bit carry lookahead adders and compute the gate delays to produce $s_{15}$ and $c_{16}$ . Compare the gate delays needed when 16-bit carry lookahead adder is built using high level generate and propagate functions of 4-bit CLA.	08
	b)	Compute the multiplication of given signed 2's complement number using Bit-pair recoding. Assume A is Multiplicand and B as Multiplier.  A=110011 B=101100	06
	c)	Formulate the values represented by the following single precision IEEE standard Floating point format and perform addition on the numbers and represent the result back in IEEE standard format $A = 0 \ 100001 \ 1111111110$ $B = 0 \ 011111 \ 001010101$	06
7 a	a)	UNIT 5 With a neat diagram, explain Multiple bus organization and write control sequence for	08
/	a)	Add (R <sub>4</sub> ), R <sub>5.</sub>	Uð
	b)	Illustrate with a neat block diagram the microprogrammed control unit for branching and breakdown the instruction branch<0 into sequence of microinstructions.	06
	c)	Describe the Flynn's taxonomy for classification of parallel computers.  *******	06