U.S.N.										
--------	--	--	--	--	--	--	--	--	--	--

BMS College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

January 2018 Semester End Make Up Examinations

Course: Computer Organization and Architecture Duration: 3 hrs. Course Code: 15CS3DCCOA Max Marks: 100 Date: 12.01.2018 **Instructions**: Answer any FIVE full questions, choosing one from each Unit. UNIT 1 1. Explain the basic operational concept between memory and processor when 08 the instruction Add LOCA, R0 is executed with relevant diagram. Write an assembly program to perform=(A+B)*(C+D) using 08 b) i. Three address instructions ii. Two address instructions iii. One address instructions iv. Zero address instructions Write an assembly program to add N numbers. 04 c) UNIT 2 2. Describe sequence of events that occur when an interrupt arrives. 05 a) 10 b) Explain centralized and distributed bus arbitration with necessary diagrams. 05 c) Explain Daisy chain arrangement for connecting multiple devices to a common interrupt line. UNIT 3 3. Design 2M X 32 memory module using 512K X 8 static memory chips. 10 a) b) Explain virtual memory address translation with necessary diagram. 06 Explain why address and data lines are multiplexed on to same lines. On 04 c) multiplexing what is the additional requirement in circuits. OR Explain different mapping techniques used in cache memories with an 12 4. a) example. Give a typical internal organization of a 2Mx8 dynamic memory chip with 08 b) necessary diagram.

UNIT 4

08

Multiply -13(multiplicand) and -20(Multiplier) using Booth's algorithm.

5.

b)	Divide 10 by 2 using non restoring division algorithm.	08
c)	Convert 34.890625 to IEEE 32bit floating point format.	04
	UNIT 5	
a)	Describe taxonomy of Flynn's classification.	08
b)	With a block diagram explain the structure of hardwired control unit.	12
	OR	
a)	With a block diagram explain the structure of micro programmed control unit.	10
b)	Design control sequence for the execution of the instruction Add (R3), R1.	06
c)	Is micro programmed control unit faster than hardwired control unit? Justify.	04
	a) b) a) b)	c) Convert 34.890625 to IEEE 32bit floating point format. UNIT 5 a) Describe taxonomy of Flynn's classification. b) With a block diagram explain the structure of hardwired control unit. OR a) With a block diagram explain the structure of micro programmed control unit. b) Design control sequence for the execution of the instruction Add (R3), R1.
