U.S.N.						
0.5.11.						ı

Duration: 3 hrs

Max Marks: 100

BMS College of Engineering, Bangalore-560019

(Autonomous Institute, Affiliated to VTU, Belgaum)

January 2017 Semester End Make Up Examinations

Course: Computer Organization and Architecture

Course Code: 15CS3DCCOA

Date: 17.01.2017 Instructions: 1. Answer any five full questions choosing one from each unit. 2. Assume missing data (if any) suitably UNIT 1 a) With the help of a neat diagram, explain the instruction execution process of the 08 1 following instructions: i. Load MEML, RO ii. Add RO, RI b) Write a complete ALP to compute the factorial of a given number using subroutine 06 concept. c) Discuss Auto-increment and program relative addressing modes. Give Examples for 06 each. UNIT 2 a) With a neat timing diagram, illustrate the read and write operation of input data transfer 2 08 on a Synchronous bus using multiple clock cycles. b) Differentiate between Subroutine and Interrupt Service routine. 04 c) Show a circuit arrangement and explain how interrupt request from several I/O devices 08 can be communicated to a processor through a single INTR Line. a) With a neat timing diagram, explain the read operation on the PCI bus. 3 08 b) With the help of suitable diagram, discuss the split bus operation in USB. 06 c) Describe the output interface circuit for connecting a printer to the processor with a neat 06 diagram. UNIT 3 a) Design and explain a 4MB X 32 memory module using 512KB X 8 memory chips. Show 4 08 the address lines and control signals required. b) Outline the differences between SRAM and DRAM. 06 c) Explain the read/write operation of an SRAM cell designed using CMOS. Illustrate the 06 same with the aid of a diagram.

OR

a)	Illustrate with a neat block diagram the cache mapping functions along with its merits and demerits.	10
b)	Discuss replacement algorithm and explain LRU replacement algorithm.	05
c)	Illustrate with a neat diagram the method for translating virtual address to physical address	05
	UNIT 4	
a)	Apply Booth algorithm to perform the multiplication on +9 and +15. Summarize the relative merits of Bit-Pair recoding method of Booth's Algorithm	08
b)	Subtract -12 from -40 Applying 7 bit 2's complement representation, including the sign bit.	04
c)	Represent (+1259.125) ₁₀ using IEEE Single and Double precision floating point notation. List the steps used to perform floating point addition and subtraction.	08
	UNIT 5	
a)	Describe with a neat diagram the basic organization of a CPU in terms of registers and other units for a single datapath CPU. Show the complete action of the CPU in fetching and executing the instruction.	08
b)	Describe the taxonomy of Flynn's classification. Discuss in detail with a neat diagram.	08
c)	Illustrate the differences between Hardwired and Microprogrammed control.	04
	b) c) a) b) c) b) b)	and demerits. b) Discuss replacement algorithm and explain LRU replacement algorithm. c) Illustrate with a neat diagram the method for translating virtual address to physical address UNIT 4 a) Apply Booth algorithm to perform the multiplication on +9 and +15. Summarize the relative merits of Bit-Pair recoding method of Booth's Algorithm. b) Subtract -12 from -40 Applying 7 bit 2's complement representation, including the sign bit. c) Represent (+1259.125) ₁₀ using IEEE Single and Double precision floating point notation. List the steps used to perform floating point addition and subtraction. UNIT 5 a) Describe with a neat diagram the basic organization of a CPU in terms of registers and other units for a single datapath CPU. Show the complete action of the CPU in fetching and executing the instruction. b) Describe the taxonomy of Flynn's classification. Discuss in detail with a neat diagram.
