						ĺ
U.S.N.						l

BMS College of Engineering, Bangalore-560019

(Autonomous Institute, Affiliated to VTU, Belgaum)

December 2016 Semester End Main Examinations

Duration: 3 hrs Course: Computer Organization and Architecture Course Code: 15CS3DCCOA Max Marks: 100 Date: 22.12.2016 Instructions: 1. Answer any five full questions choosing one from each unit. 2. Assume missing data (if any) suitably UNIT 1 1 a) Explain auto increment and decrement addressing modes with an example for each and 80 write an assembly language program to add N numbers using immediate and indirect addressing modes. 04 Discuss the parameters on which the performance of a processor depends. Show how the operation $Z=(P \times (Q/R-(S \times T))) - (U \times V)$ can be implemented in a single 08 accumulator computer by (i) Three address (ii) Two address and (iii) single address instructions UNIT 2 Define bus master. Explain centralized and distributed bus arbitration with block 2 10 diagram. 06 b) Outline the advantage of using direct memory access. Explain with block diagram. Describe the use of PCI bus in a computer system 04 c) 3 08 With a timing diagram explain the read operation on the PCI bus. 08 b) Illustrate the significance of using tree structure in USB architecture. Describe target controllers with respect to SCSI Bus, explain their working in brief. 04 UNIT 3 4 08 a) Define logical address. Explain virtual memory working with a block diagram. b) Explain the cache associative and set associative mapping techniques with an example. 08 Is static random access memory faster than dynamic memory? Justify with a diagram. c) 04 5 06 a) Explain the organization and access of data on hard disk. 08 b) Describe the advantage of dynamic memory. Explain the design of 16 Mb DRAM chip. A block set-associative cache consists of a total of 64 blocks divided into four block sets. 06 The main memory contains 4096 blocks, each consisting of 128 words. Identify the

- a) How many bits are there in a main memory?
- b) How many bits are there in each of the TAG, SET, and WORD fields?
- c) What is the size of the cache memory?

following:

		UNIT 4					
6 a)		Multiply 12x8 using add and shift method and write the register configuration required					
		for the same.					
	b)	Write the algorithm of non-restoring division method and perform the division	08				
		0011/0010 using the same.					
	c)	Represent 571.25 in IEEE single precision floating point format.	04				
		UNIT 5					
7 a)	Explain the single bus organization of CPU with a neat diagram and write the control	10					
		steps required for executing the instruction Add #2, R2.					
b)	Is micro-programmed control unit faster than Hardwired? Justify. Explain the working	06					
	ŕ	of micro-programmed control unit with a block diagram					
	c)	Describe thread level parallelism. List its applications.	04				
	,	******					