USN					

BMS College of Engineering, Bangalore-560019

(Autonomous Institute, Affiliated to VTU, Belgaum)

July / August 2016 Supplementary Examination

Course: Logic Design

Course code: 09CI3GCLDL

Max Marks: 100

Date: 04.08.2016

Instructions:

Answer any **FIVE** full questions, choosing one full question from each unit.

		$\mathbf{UNIT} - \mathbf{I}$	
1	a	Using the Boolean Algebra postulates and theorems, simplify the following expression as disjunctive normal form formula with fewest number of literals.	4
		(i) $\overline{w} \ \overline{x} \ \overline{y} z + w \ \overline{x} \ \overline{y} z + xy \overline{z}$	
		(ii) $(x+z)(w+x)(\overline{y}+z)(w+\overline{y})$	
	b	Determine minimal sum & minimal product for the given Boolean function using VEM technique. Take 'z' as MEV.	8
		$f(w,x,y,z) = \sum_{i} m(0,1,4,6,9,11) + dc (3,15)$	
	c	Define Boolean algebra with 6-postulates and state the principle of duality.	8
		UNIT – II	
2	a	Simplify the following Boolean function by using Quine-McClusky method and prime implicant table reduction:	10
		$F(A,B,C,D) = \sum_{i=0}^{\infty} (1,3,6,8,9,10,12,14) + \sum_{i=0}^{\infty} dc(7,13)$	
	b	Define a decoder. Construct a 4:16 decoder using 2:4 decoders.	4
	c	Realize a full adder and a full subtractor using a 4:1 Multiplexer.	6
		OR	
3	a	Design a 2-bit Comparator using basic gates.	6

- b Write the condensed truth table for 4 to 2 line priority encoder with a valid output where the highest priority is given to the highest bit position and obtain the minimal sum expressions for the outputs.
 - c Explain 4-bit carry look ahead adder, with the help of a logic diagram.

UNIT – III

Using a PROM of appropriate size, draw the logic diagram in PLD notation for a PROM 5 4 a realization to convert 3 bit binary numbers into gray code. Show how a D flip flop can be converted to SR flip flop. 4 b What is 0's and 1's catching? Give the function table and characteristic equation for JK flip c 8 flop. 3 Explain the following: d i) Minimum pulse width ii) Setup time. UNIT - IV 5 Explain the Universal shift register with logic diagram, mode control and symbol. 10 a Design a Mod-6 synchronous counter whose counting sequence consists of 000, 001, 010, b 10 011, 100 101 using 'JK' flip-flop. OR 6 Design a Mod-6 synchronous counter whose counting sequence consists of 000, 001, 010, 10 011, 100, 101 using 'D' flip-flop. b Discuss the two drawbacks of resistive divider used in converting digital input to analog 10 output. Draw the schematic for a 4-bit binary ladder and explain how the digital to analog conversion is achieved using it. UNIT - V7 Design a Mealy Model for the binary data stream 011 with design equations and neat circuit a 8 diagram. Analyze AND gate and NAND gate as asynchronous sequential circuit. b 6

6

