




CYCLE DE LECTURE






CIRCUIT MEMOIRE




STRUCTURE DE LA ROM




MICROPROCESSEUR




Architecture scalaire



Architecture superscalaire



Succès de cache



Défaut de cache