

# EE-224: Digital Design <a href="https://example.com/littb-cpu">IITB-CPU</a>

Instructor: Prof. Virendra Singh

Team ID - 7

Aman Rishal CH - 22b3914

Aman Milind Moon - 22b1216

Chinmay Tripurwar – 22b3902

Swarup Dasharath Patil - 22b3953

# Introduction

The IITB-CPU, crafted as a 16-bit computer system, is a foundational architecture designed for educational purposes, particularly for teaching Little Computer Architecture. Featuring eight general-purpose registers (R0 to R7), with Register R7 exclusively assigned to storing the Program Counter (PC), this compact CPU employs a memory addressing scheme where each address corresponds to a single byte. The architecture supports three distinct instruction formats: R, I, and J types, each tailored for specific tasks in executing machine code. In total, the IITB-CPU accommodates 14 instructions, making it a versatile and practical platform for educational exploration.

# **Major Components Used**

1. Memory

The memory is organized as an array with 512 bytes, and each memory location holds 8 bits of data.

2. Register File

The register file consists of eight 16-bit registers of which register R7 is used as a program counter.

3. 5 Temporary registers

The system employs four 16-bit temporary registers and one 3-bit register for quick and versatile data storage during computational tasks.

4. Instruction Register

The Instruction Register, a 16-bit storage unit, holds instructions in the r, i, or j format

5. ALU

The ALU (Arithmetic Logic Unit) performs operations like addition, subtraction, multiplication, logical OR, logical AND, and implication on two 16-bit numbers within the computer system.

6. Sign Extender

The sign extender extends either a 6-bit or 9-bit number to a 16-bit number based on the control signal, preserving the sign bit for accurate representation in the computer system.

7. Shifter

The shifter performs either left shifts or right shifts on binary data, governed by the control signal, within the computer system.

# **States**

## Description:

State 1: Read from memory and increment PC

State 2: Read Instruction (R Type)

State 3: Execute Specific ALU operation

State 4: Update Result

State 5: Read Instruction (LHI/LLI)

State 6: Read Instruction (ADI)

State 7: Read Instruction (LW/SW)

State 8: Read from memory

State 9: Write to memory

State 10: Branch to PC + Imm\*2

State 11: PC to Reg. A


State 12: Branch to Reg. B

# **State Flowcharts**

States	Data Transfer	Control Signal
S1	$111 \rightarrow RF\_A1$ $RF\_D1 \rightarrow MEM\_ADD$ $MEM\_OUT \rightarrow IR$ $RF\_D1 \rightarrow ALU\_A$ $+2 \rightarrow ALU\_B$ $ALU\_C \rightarrow RF\_D3$ $111 \rightarrow RF\_A3$ $RF\_D1 \rightarrow T5$	M_RD IR_W ALU_CTRL RF_WR T5_WR
S2	$IR_11_9 \rightarrow RF_A1$ $IR_8_6 \rightarrow RF_A2$ $RF_D1 \rightarrow T1$ $RF_D2 \rightarrow T2$ $IR_5_3 \rightarrow T4$	T1_WR T2_WR T4_WR
S3	T1 → ALU_A	ALU_CTRL


	T2 → ALU_B	T3_WR
	ALU_C → T3	13_WK
	$ALU_Z \rightarrow Zin$	
	ALO_Z / ZIII	
S4	T3 → RF D3	RF_WR
	T4 → RF_A3	
	14 7 M _7.0	
S5	IR_8_0 → SHIFTER_IN	SHIFT SIGNAL
	SHIFTER OUT → T3	T3_WR
	IR_11_9 → T4	T4_WR
		_
S6	IR_11_9 → RF_A1	T1_WR
	RF_D1 → T1	T2_WR
	IR_8_6 → T4	SE_SIGNAL
	IR_5_0 → SE_IN_6	T4_WR
	SE_OUT → T2	
S7	IR_11_9 → T4	T4_WR
	$IR_5_0 \rightarrow SE_IN_6$	SE_SIGNAL
	SE_OUT → ALU_A	ALU_CTRL
	$IR_8_6 \rightarrow RF_A2$	T3_WR
	RF_D2 → ALU_B	T1_WR
	ALU_C → T3	
	IR_11_9 → RF_A1	
	RF_D1 → T1	
S8	T3 → MEM_ADD	M_RD
30	MEM_OUT → T3	WI_ND
	WEW_001 7 13	
S9	T1 → MEM_IN	M_WR
	T3 → MEM_ADD	_
	_	
S10	T5 → ALU_A	SE_SIGNAL
	$IR_5_0 \rightarrow SE_IN_6$	SHIFTER_SIGNAL
	$IR_8_0 \rightarrow SE_IN_9$	ALU_CTRL
	SE_OUT → SHIFTER_IN	RF_WR
	SHIFTER_OUT → ALU_B	
	ALU_C → RF_D3	
	111 → RF_A3	
S11	TR_11_9 → RF_A3	RF_WR
	T5 → RF_D3	
C12	ID 0 C > DE A2	DE MD
S12	$IR_8_6 \rightarrow RF_A2$	RF_WR
	$RF_D2 \rightarrow RF_D3$	
	111 → RF_A3	

# **FSM**




# STATE FLOW DIAGRAM


ALU




J- Type




ADI




LW




# SW






# JAL




# JLR




# **RTL SIMULATIONS**


ADD R1 R2 R3




## ADI R1 R4 100010




### AND R1 R2 R3




## BEQR1 R3000010




## IMP R1 R2 R3




#### JAL R5 000000011




### JLR R1 R3 000000




## LHI R5 11110101




### LLI R5 11110101




## MUL R1 R2 R3




## ORA R1 R2 R3




### **SUB R1 R2 R3**



### SW R1 R3 000011



### LW R1 R3 000011



## **Work Distribution**


Aman M - ALU , Registers , Register file and additional feature.

Aman R - Initial design of FSM and its VHDL implementation , Shifter and testing & debugging

Chinmay - Initial flowcharts of each instruction, Instruction register, SE , Memory and testing & debugging

Swarup - Initial design of DataPath and its VHDL implementation ,Final report and testing & debugging

# **Complete DataPath**



# **Control Signals**

In order to control the operations of various components in a given state we have used control signals:

- Memory read enable(M\_RD)
- Memory write enable(M\_WR)
- Instruction register write enable(IR\_WR)
- Temporary register1 write enable(T1\_WR)
- Temporary register2 write enable(T2\_WR)
- Temporary register3 write enable(T3\_WR)
- Temporary register4 write enable(T4\_WR)
- Temporary register5 write enable(T5\_WR)
- Sign extender signals (SE\_signal(1) and SE\_signal(0))
- Shifter signal (shift\_signal(1) and shift\_signal(0))
- ALU control signal (ALU\_CTRL(2), ALU\_CTRL(1) and ALU\_CTRL(0))

Most of the signal are like on-off switch but certain control signals depend on the instruction being executed so those signals depend on the opcode.

