

EE224: Course Project

IITB-CPU

Page No.:

Date: / /

Aman Rishal CH - 22B3914

Aman Milind Moan - 22B1216


Chinmay Tripathiwar - 22B3902

Swarup Dasharath Patil - 22B3953


Major Components used in our Data Path.

- 1) Memory
- 2) ALU
- 3) Serial Extender
- 4) Temporary Registers
- 5) Register File
- 6) Multiplexer
- 7) Decoder
- 8) Universal Shifter
- 9) Flag registers
- 10) Instruction Register.


ALU




J- Type




ADI




LW




SW




BEQ



JAL



JLR



States:

→ State description:

- State 1: Read from memory and increment PC
- State 2: Read Instruction (R type)
- State 3: Execute specific ALU operation
- State 4: Update Result
- State 5: Read Instruction (LHI/LLI)
- State 6: Read Instruction (ADI type)
- State 7: Read Instruction (LW, SW type)
- State 8: Read from memory
- State 9: Store Memory
- State 10: Branch To $PC + 9mm * 2$
- State 11: PC to Reg A.
- State 12: Branch to Reg B

→ State functions

State 1:

- "111" → A RF_W
- D1 → Mem_Add Mem_Read
- D1 → ALU_A IR_W
- Increment 1 → ALU_B R_W
- ALU_C → D3 OP
- "111" → A T_S_W
- Mem-Data → IR
- D1 → T_S

State 2:

$IR_{11:9} \rightarrow RF_A_1$ $T_1 - W$

$IR_{8:6} \rightarrow RF_A_2$ $T_2 - W$

$RF_D_1 \rightarrow T_1$ $T_4 - W$

$RF_D_2 \rightarrow T_2$

$IR_{5:3} \rightarrow T_4$

State 3:

$T_1 \rightarrow ALU_A$ $ADD(OP)$

$T_2 \rightarrow ALU_B$ $T_3 - W$

$ALU_C \rightarrow T_3$

$ALU_Z \rightarrow Zin$

State 4:

$T_3 \rightarrow RF_D_3$ RF_W

$T_4 \rightarrow RF_A_3$

State 5:

$IR_{8:0} \rightarrow Shifter_In$

$Shifter_Out \rightarrow T_3$

$IR_{11:9} \rightarrow T_4$ $A \leftarrow "111"$

State 6:

$IR_{9:11} \rightarrow A1_A$ $T_1 - W$

$D1 \rightarrow T1$ $T_4 - W$

$IR_{8:6} \rightarrow T_4$ $A \leftarrow "111"$

$IR_{0:5} \rightarrow SE6_IN$

$SE6_OUT \rightarrow T2$

State 7:

IR_{9:11} → T₄ FA ← T₄ - W
IR_{0:6} → SE6-IN ← T₃ - W
SE6-OUT → ALU-A
IR_{6:8} → A2
D2 → ALU-B
ALU-C → T₃ FO ← 0
IR_{9:11} → A₁ A ← "111"
D1 → T1

State 8:

T₃ → Mem-Add Mem-Read
Mem-Out → T₃

State 9:

T₁ → Mem-In Mem-Write
T₃ → Mem-Add

State 10:

T₅ → ALU-A
Imm → SE6-In
SE6-out $\xrightarrow[\text{by 1}]{\text{leftshift}}$ ALU-B → if (Z == 1)
ALU-C → D₃
"111" → A₃ RF-W

