

#### 1. DESCRIPTION

The XL74HC245 and XD74HC245 are 8-bit transceiver with 3-state outputs. The device features an output enable ( $\overline{OE}$ ) and send/receive (DIR) for direction control. A HIGH on  $\overline{OE}$  causes the outputs to assume a high-impedance OFF-state. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

### 2. FEATURES


- Eight-channel signal bidirectional transceiver
- Forward tri-state output
- Meets JEDEC standard no.7A
- ESD protection

HBM EIA/JESD22-A114-B exceeds 2000V

MM EIA/JESD22-A115-A Over 2000V

- The specified temperature is -40  $^{\circ}$ C  $^{\sim}$  +85  $^{\circ}$ C
- Available package: SOP20(XL74HC245), DIP20(XD74HC245)

### 3. PIN CONFIGURATIONS AND FUNCTIONS



#### **Pin Functions**

Symbol	Pin name Pin Description								
A0A7	Data input/output	2-9	Direction control						
B0B7	Data input/output	18-11	Data input/output						
ŌĒ	Output enable	19	Output enable input (active LOW)						
DIR	Direction control	1	DIR=1,A>B; DIR=0,B>A						
GND	Logic ground	10	Logic ground						
Vcc	Logic power supply	20	Power terminal						


www.xinluda.com 1 / 7 Rev 1.1



## 4. FUNCTION TRUTH TABLE

Output enable	Output control	
ŌĒ	DIR	Working condition
L	L	Data transmitted from Bus B to Bus A
L	Н	Data transmitted from Bus A to Bus B
Н	Х	High-Impedance State

# 5. LOGIC BLOCK DIAGRAM



# 6. DC ELECTRICAL PARAMETER

# 6.1 Absolute Maximum Ratings (Ta = $25^{\circ}$ C):

Parameter	Symbol	Range	Unit
Supply voltage V <sub>CC</sub>		-0.5 ∼ +7.0	V
Logic input voltage V <sub>IN</sub>		-0.5∼ VCC + 0.5	V
	_	750 (DIP20 package)	
Total power dissipation	P <sub>tot</sub>	500 (SOP20 package)	mW
Operating temperature Topt		-40∼ +85	$^{\circ}$
Storage temperature	T <sub>stg</sub>	-50 ∼ +150	$^{\circ}$

www.xinluda.com 2 / 7 Rev 1.1



# **6.2 Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit	Test condition
Supply voltage	Vcc	2.0	5.0	6.0	V	-
Input voltage	Vı	0	-	V <sub>CC</sub>	V	-
Output voltage	Vo	0	-	Vcc	V	-
			-	1000	ns	V <sub>CC</sub> =2.0V
Enter rise and fall times	t <sub>r</sub> , t <sub>f</sub>	-	6.0	500	ns	V <sub>CC</sub> =4.5V
		-	-	400	ns	V <sub>CC</sub> =6.0V

# 6.3 Dc characteristic :T=25 ℃

Parameter	Symbol	VCC	Min	Typical	Max	Unit	Test condition	
		V <sub>CC</sub> =2.0V	1.5	1.2	-			
High level input voltage	V <sub>IH</sub>	V <sub>CC</sub> =4.5V	3.15	2.4	-	٧	-	
		V <sub>CC</sub> =6.0V	4.2	3.2	-			
		V <sub>CC</sub> =2.0V	-	0.8	0.5			
Low level input voltage	V <sub>IL</sub>	V <sub>CC</sub> =4.5V	-	2.1	1.35	٧	-	
		V <sub>CC</sub> =6.0V	-	2.8	1.8			
	Vон	V <sub>CC</sub> =2.0V	1.9	2.0	-	V		
		V <sub>CC</sub> =4.5V	4.4	4.5	-		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ;I <sub>O</sub> =- 20uA	
High level output		V <sub>CC</sub> =6.0V	5.9	6.0	-			
voltage		V <sub>CC</sub> =4.5V	3.98	4.32	-		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ;I <sub>O</sub> =- 4.0mA	
		V <sub>CC</sub> =6.0V	5.48	5.81	-		V <sub>I</sub> = VIH or VIL ;I <sub>O</sub> =- 5.2mA	
Low output	VoL	V <sub>CC</sub> =2.0V	-	0	0.1	.,		
voltage		V <sub>CC</sub> =4.5V	-	0	0.1	V	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ;I <sub>O</sub> =20u <i>l</i>	





		V <sub>CC</sub> =6.0V	-	0	0.1		
		V <sub>CC</sub> =4.5V	-	0.15	0.26		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ;I <sub>O</sub> =6.0mA
		V <sub>CC</sub> =6.0V	-	0.16	0.26		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ;I <sub>O</sub> =7.8mA
Supply current	Icc	V <sub>CC</sub> =6.0V	-	-	8.0	uA	V <sub>I</sub> =V <sub>CC</sub> or GND
Input port leakage current	lu	V <sub>CC</sub> =6.0V	-	-	± 0.1	uA	V <sub>I</sub> =V <sub>CC</sub> or GND
Output port leakage current	l <sub>OZ</sub>	V <sub>CC</sub> =6.0V	-	-	± 0.5	uA	V <sub>I</sub> =V <sub>CC</sub> or GND


## **6.4** Ac characteristic: T=25 °C

Parameter	Symbol	vcc	Min	Typical	Max	Unit	Test condition
A—>B		V <sub>CC</sub> =2.0V	-	25	90	ns	f=250KHz,
Output	tPHL,	V <sub>CC</sub> =4.5V	-	9	18	ns	CL=50P
delay	tPLH	V <sub>CC</sub> =6.0V	-	7	15	ns	Vm=0.5V <sub>CC</sub> , t <sub>r</sub> =t <sub>f</sub> =6ns,
		V <sub>CC</sub> =2.0V	-	14	60	ns	V <sub>I</sub> =V <sub>CC</sub>
Output transition	tTHL,	V <sub>CC</sub> =4.5V	-	5	12	ns	The timing diagram is shown in Figure 1
time		V <sub>CC</sub> =6.0V	-	4	10	ns	The test circuit is shown in Figure 3
OE to	tPZH,	V <sub>CC</sub> =2.0V	-	30	150	ns	
output Enable time		V <sub>CC</sub> =4.5V	-	11	30	ns	f=250KHz, CL=50P
Lilable time		V <sub>CC</sub> =6.0V	-	9	26	ns	Vm=0.5V <sub>CC</sub> , tr=tf=6ns,
— OE to		V <sub>CC</sub> =2.0V	ı	41	150	ns	VI=V <sub>CC</sub>
output Forbidden time	tPHZ,	V <sub>CC</sub> =4.5V	-	15	30	ns	The timing diagram is shown in Figure 2
		V <sub>CC</sub> =6.0V	-	12	26	ns	The test circuit is shown in Figure 3











## 7. ORDERING INFORMATION

## **Ordering Information**

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XL74HC245	XL74HC245	SOP20	12.60 * 7.50	- 40 to +85	MSL3	T&R	2000
XD74HC245	XD74HC245	DIP20	25.90 * 6.55	- 40 to +85	MSL3	Tube 18	720

# 8. DIMENSIONAL DRAWINGS

