

Homework 4

Due Date: By the end of Friday, 3/24/2023.

Total points: 150

Submit your work in a single PDF file in HuskyCT.

1. We build a state machine in this problem. The machine has four states, 1-bit input, and 1-bit output. The initial state is state S0. Depending on the current state and the input bit, the state machine transits from one state to another, as shown in the following state table. In the table, each row specifies what the state machine should do in a cycle, for each state and input combination. b is the input and z is the output.

State	b	NextState	z
S0	0	S0	1
S0	1	S1	0
S1	0	S2	0
S1	1	S0	1
S2	0	S1	0
S2	1	S2	0
S3	0	S0	1
S3	1	S1	0

Implement the state machine in MyHDL. The skeleton code is in `q1.py`. We complete the design in 4 steps. Steps 2, 3, and 4 are combinational circuit design.

Since we have four states, we will use a signal of two bits to keep track of the state. In the skeleton code, the signal is `state`. It has two bits. The underlying data type of the signal is a 2-bit vector. It is the output of a register. Its value indicates the current state. 0 means S0, 1 means S1 and so on. We can access each bit in `state` with `state[0]` or `state[1]`.

Step 1. Instantiate a register to keep the state. This step is already done. Signal `next_state` is the input of the register and `state` is the output. Study the code and learn how to instantiate a block and a register.

Step 2. We start by turning the state table (above) into a truth table like the following. Then we write a logic expression for each `next_state[0]`, `next_state[1]`, and `z`. The logic expressions will be used in later steps.

state[1]	state[0]	b	next_state[1]	next_state[0]	z
0	0	0	0	0	1
0	0	1	0	1	0
...					

Step 3. Complete the `next_state_logic()` function, which generates each bit in `next_state`, which is saved in the state register in the next cycle.

Step 4. Complete the `output_logic()` function, which generates the output signal `z`.

Testing

When testing the circuit, we can specify bits on the command line. Here is the output of the program where the bit string is **10011**.

```
python q1.py 10011
state b | ns z v
  0   1 | 1  0 1
  1   0 | 2  0 2
  2   0 | 1  0 4
  1   1 | 0  1 9
  0   1 | 1  0 19
  1   1 | 0  1 39
```

In the submitted PDF file, include the following for this problem.

- Step 2. Truth table and logic expressions.
- Step 3. Code for function `next_state_logic`.
- Step 4. Code for function `output_logic`.
- The output of the program when the bit string is 111000101.


2. Consider the multiplier we have studied. Inside the control module, there is also a register that counts the steps and a combinational circuit. Note that the register in the control module is triggered by the same clock and the output of the control module depends on the register.

Assume the following.

- The setup time, the hold time, and the propagation delay of the registers is 0.5 ns, 0.2 ns, and 1 ns, respectively.
- The delay of the adder is 10 ns,
- The delay of the combinational circuit in the control module is 2 ns.
- Do not consider the delays on wire.

Answer the following questions. Round answers to the nearest tenth if necessary.

- a. In a figure like below, show the timing of the following events.
- Reg-Ready. The output of registers is available.
 - Control-Ready. The output of control module is available.
 - Adder-Ready. The output of adder is available.
 - Deadline. The input to registers must be ready. This is the example in the figure.



- What is the minimum cycle time for this multiplier to work properly?
 - What is the highest clock rate in MHz that this multiplier can run at?
 - If we build sequential circuit with the same kind of registers, what is the highest clock rate in MHz we can achieve?
3. Assume we have built a 5-bit multiplier, based on the design we have discussed, and use it to calculate $27 * 17$. Fill out the following table with bits stored in registers after each step. Verify with decimal arithmetic that a) the product register has the correct answer if bits are considered as unsigned, and b) the lower half the product register has the correct bits if bits in 27 and 17 are considered as signed.

Steps	Multiplicand	Multiplier	Product
init			
1			
2			
...			

4. Translate the following C function to RISC-V assembly code. The function converts an unsigned number into a string representing the number in decimal. For example, after the following function call, the string placed in buffer is “3666”.

```
uint2decstr(buffer, 3666);
```

Assume the caller has allocated enough space for the string. Skeleton code is in `q4.s`, where the function is empty. The assembly code should follow RISC-V calling convention. Clearly mark in comments how each statement is translated into instructions. **Only include the instructions (and comments) in the function in the PDF file.**

```
// char * means the address of a character
char * uint2decstr(char s[], unsigned int v)
{
    unsigned int r;

    if (v >= 10) {
        s = uint2decstr(s, v / 10);
    }
    r = v % 10;          // remainder
    s[0] = '0' + r;
    s[1] = 0;
    return &s[1];        // return the address of s[1]
}
```

5. Consider two processors P1 and P2 that have the same ISA but different implementations. The ISA has four classes of instructions: class A, B, C, and D. The clock rate of two processors and the number of clock cycles required for each class on the processors are listed in the following table.

Processor	Clock Rate	Class A	Class B	Class C	Class D
P1	2 GHz	1	2	3	3
P2	3 GHz	1	1	4	5

Suppose the breakdown of instructions executed in a program is as follows:

10% class A, 20% class B, 50% class C, and 20% class D.

Round answers to the nearest hundredth if necessary. For example, $1/2$ to 0.5, $2/3$ to 0.67.

- What is the overall CPI of the program on P1?
- What is the overall CPI of the program on P2?
- How many times faster is the program on P2 than on P1? Note that the clock rate is different on P1 and P2.
- Suppose a compiler can optimize the program, replacing all class D instructions with class A instructions. Each class D instruction requires two class A instructions. What is the average CPI of the program on P2 after the optimization?
- What is the speedup the compiler in d) can achieve on processor P2?

6. Suppose you have two different methods to accelerate a program. Method 1 can accelerate 20% of the program 100 times. Method 2 can accelerate 20% of the program 10 times and 15% of the program 6 times. The part of code enhanced by each method does not overlap.

Round answers to the nearest hundredth if necessary. For example, $1/2$ to 0.5, $2/3$ to 0.67.

- a. What is the speedup Method 1 can achieve on the entire application?
- b. What is the speedup Method 2 can achieve on the entire application?
- c. What is the speedup if both methods are applied?
- d. After both methods are applied, what is the best speedup (or the upper bound) one can achieve if they continue to optimize the code that is already enhanced by the two methods?
Note that the reference is the code after both methods are applied.