




U1
C1
U2
C2
U4
C3
U3
U5
R1
R2
R3
R4
R5
R6
C4
U6
C5
C6
C7
U7
C9
C8
C10
C11
C12
C13
U9
R7
U10
R8
R9
JTAGSAM
JTAGFPGA


U1
C1
U2
C2
U3
U4
C3
U5
R1
R2
R3
R4
R5
R6
C4
U6
U7
U8
U9
U10
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
U21
U22
U23
U24
U25
U26
U27
U28
U29
U30
U31
U32
U33
U34
U35
U36
U37
U38
U39
U40
U41
U42
U43
U44
U45
U46
U47
U48
U49
U50
U51
U52
U53
U54
U55
U56
U57
U58
U59
U60
U61
U62
U63
U64
U65
J1
J2
J3
J4
J5
J6
J7
J8
J9
J10
R8
R9
JTAGSAM
JTAGFPGA