```
/* SAM4S4B_pwm.h
* cferrarin@g.hmc.edu
* kpezeshki@q.hmc.edu
* 12/11/2018
* Contains base address locations, register structs, definitions, and
 functions for the PWM
* (Pulse Width Modulation Controller) peripheral of the SAM4S4B
 microcontroller. */
#ifndef SAM4S4B PWM H
#define SAM4S4B_PWM_H
#include <stdint.h>
#include "SAM4S4B_sys.h"
#include "SAM4S4B pio.h"
// PWM Base Address Definitions
#define PWM_BASE (0x40020000U) // PWM Base Address
// PWM Registers
// Bit field struct for the PWM_CLK register
typedef struct {
  volatile uint32_t DIVA : 8;
  volatile uint32_t PREA : 4;
  volatile uint32_t
  volatile uint32 t DIVB : 8;
  volatile uint32_t PREB : 4;
  volatile uint32 t
} PWM CLK bits;
// Bit field struct for the PWM_CMR register
typedef struct {
  volatile uint32_t CPRE : 4;
  volatile uint32_t
  volatile uint32 t CALG : 1;
  volatile uint32_t CPOL : 1;
  volatile uint32_t CES : 1;
  volatile uint32 t
                 : 5;
```

```
volatile uint32_t DTE : 1;
   volatile uint32_t DTHI : 1;
   volatile uint32_t DTLI : 1;
   volatile uint32_t
                       : 13;
} PWM_CMR_bits;
// Channel struct for each of the PWM peripheral's 4 channels
typedef struct {
   volatile PWM CMR bits PWM CMR; // (PwmCh num Offset: 0x0) PWM Channel
    Mode Register
   volatile uint32 t
                         PWM_CDTY; // (PwmCh_num Offset: 0x4) PWM Channel
    Duty Cycle Register
   volatile uint32 t
                         PWM CDTYUPD;
                                       // (PwmCh_num Offset: 0x8) PWM Channel
    Duty Cycle Update Register
                                       // (PwmCh num Offset: 0xC) PWM Channel
   volatile uint32 t
                         PWM CPRD;
    Period Register
   volatile uint32 t
                                       // (PwmCh num Offset: 0x10) PWM
                         PWM_CPRDUPD;
    Channel Period Update Register
                                       // (PwmCh_num Offset: 0x14) PWM
   volatile uint32 t
                         PWM_CCNT;
    Channel Counter Register
   volatile uint32 t
                                       // (PwmCh num Offset: 0x18) PWM
                         PWM DT;
    Channel Dead Time Register
                         PWM_DTUPD;
   volatile uint32 t
                                      // (PwmCh_num Offset: 0x1C) PWM
    Channel Dead Time Update Register
} PwmCh;
// Channel struct for each of the PWM peripheral's 8 comparison options
typedef struct {
   volatile uint32 t PWM CMPV; // (PwmCmp Offset: 0x0) PWM Comparison x
    Value Register
   volatile uint32 t PWM CMPVUPD; // (PwmCmp Offset: 0x4) PWM Comparison x
    Value Update Register
   volatile uint32 t PWM CMPM; // (PwmCmp Offset: 0x8) PWM Comparison x
    Mode Register
   volatile uint32 t PWM CMPMUPD; // (PwmCmp Offset: 0xC) PWM Comparison x
    Mode Update Register
} PwmCmp;
#define PWM CMP NUMBER 8
#define PWM_CH_NUMBER 4
// Peripheral struct for the PWM peripheral
tvpedef struct {
   volatile PWM_CLK_bits PWM_CLK;
                                  // (Pwm Offset: 0x00) PWM Clock
    Register
   volatile uint32 t PWM ENA; // (Pwm Offset: 0x04) PWM Enable
    Register
   volatile uint32_t
                       PWM_DIS;
                                    // (Pwm Offset: 0x08) PWM Disable
    Register
                                    // (Pwm Offset: 0x0C) PWM Status
   volatile uint32_t
                       PWM_SR;
    Register
```

```
volatile uint32_t
                   PWM_IER1;
                                 // (Pwm Offset: 0x10) PWM Interrupt
Enable Register 1
volatile uint32 t
                    PWM_IDR1;
                                  // (Pwm Offset: 0x14) PWM Interrupt
Disable Register 1
volatile uint32_t
                                  // (Pwm Offset: 0x18) PWM Interrupt Mask
                    PWM_IMR1;
Register 1
volatile uint32_t
                    PWM_ISR1;
                                  // (Pwm Offset: 0x1C) PWM Interrupt
Status Register 1
volatile uint32 t
                    PWM SCM;
                                  // (Pwm Offset: 0x20) PWM Sync Channels
Mode Register
volatile uint32 t
                    Reserved1[1];
volatile uint32 t
                    PWM_SCUC;
                                   // (Pwm Offset: 0x28) PWM Sync Channels
Update Control Register
volatile uint32_t
                    PWM_SCUP;
                                  // (Pwm Offset: 0x2C) PWM Sync Channels
Update Period Register
volatile uint32_t
                    PWM_SCUPUPD;
                                  // (Pwm Offset: 0x30) PWM Sync Channels
Update Period Update Register
volatile uint32 t
                    PWM IER2;
                                  // (Pwm Offset: 0x34) PWM Interrupt
Enable Register 2
volatile uint32 t
                                  // (Pwm Offset: 0x38) PWM Interrupt
                    PWM_IDR2;
Disable Register 2
volatile uint32 t
                    PWM_IMR2;
                                  // (Pwm Offset: 0x3C) PWM Interrupt Mask
Register 2
volatile uint32 t
                                  // (Pwm Offset: 0x40) PWM Interrupt
                    PWM ISR2;
Status Register 2
volatile uint32 t
                                  // (Pwm Offset: 0x44) PWM Output
                    PWM_OOV;
Override Value Register
volatile uint32_t
                                  // (Pwm Offset: 0x48) PWM Output
                    PWM_OS;
Selection Register
volatile uint32 t
                                  // (Pwm Offset: 0x4C) PWM Output
                    PWM_OSS;
Selection Set Register
volatile uint32 t
                                  // (Pwm Offset: 0x50) PWM Output
                    PWM_OSC;
Selection Clear Register
volatile uint32_t
                    PWM_OSSUPD;
                                  // (Pwm Offset: 0x54) PWM Output
Selection Set Update Register
volatile uint32 t
                    PWM OSCUPD;
                                  // (Pwm Offset: 0x58) PWM Output
Selection Clear Update Register
                                  // (Pwm Offset: 0x5C) PWM Fault Mode
volatile uint32_t
                    PWM_FMR;
Register
volatile uint32_t
                    PWM_FSR;
                                  // (Pwm Offset: 0x60) PWM Fault Status
Register
volatile uint32 t
                    PWM FCR;
                                  // (Pwm Offset: 0x64) PWM Fault Clear
Register
volatile uint32 t
                    PWM_FPV;
                                  // (Pwm Offset: 0x68) PWM Fault
Protection Value Register
                                  // (Pwm Offset: 0x6C) PWM Fault
volatile uint32_t
                    PWM_FPE;
Protection Enable Register
volatile uint32 t
                   Reserved2[3];
volatile uint32_t
                    PWM_ELMR[2]; // (Pwm Offset: 0x7C) PWM Event Line 0
Mode Register
volatile uint32 t
                   Reserved3[11];
```

```
volatile uint32_t
                     PWM_SMMR;
                                 // (Pwm Offset: 0xB0) PWM Stepper Motor
    Mode Register
   volatile uint32 t
                     Reserved4[12];
   volatile uint32 t
                                  // (Pwm Offset: 0xE4) PWM Write Protect
                     PWM_WPCR;
    Control Register
   volatile uint32 t
                     PWM WPSR;
                                  // (Pwm Offset: 0xE8) PWM Write Protect
    Status Register
   volatile uint32 t
                     Reserved5[7];
   volatile uint32 t
                                  // (Pwm Offset: 0x108) Transmit Pointer
                     PWM TPR;
    Register
   volatile uint32 t
                     PWM_TCR;
                                 // (Pwm Offset: 0x10C) Transmit Counter
    Register
   volatile uint32 t
                     Reserved6[2];
   volatile uint32 t
                     PWM_TNPR;
                                  // (Pwm Offset: 0x118) Transmit Next
    Pointer Register
   volatile uint32_t
                                 // (Pwm Offset: 0x11C) Transmit Next
                     PWM_TNCR;
    Counter Register
   volatile uint32 t
                                 // (Pwm Offset: 0x120) Transfer Control
                     PWM PTCR;
    Register
   volatile uint32 t
                     PWM_PTSR; // (Pwm Offset: 0x124) Transfer Status
    Register
   volatile uint32 t
                     Reserved7[2];
   volatile PwmCmp
                     PWM_CMP[PWM_CMP_NUMBER]; // (Pwm Offset: 0x130) 0 .. 7
   volatile uint32 t
                     Reserved8[20];
   volatile PwmCh
                     PWM_CH[PWM_CH_NUMBER]; // (Pwm Offset: 0x200) ch = 0 ...
} Pwm;
// Pointer to a Pwm-sized chunk of memory at the PWM peripheral
#define PWM ((Pwm*) PWM BASE)
// PWM Definitions
// Constants relating to clock speed tuning in pwmInit()
#define PWM_CLK_PRE_MAX 11
#define PWM_CLK_DIV_MAX 255
// The specific PIO pins and peripheral function which PWM uses, set in
pwmInit()
#define PWM_CH0_PIN PIO_PA11
#define PWM_CH1_PIN PIO_PA12
#define PWM_CH2_PIN PIO_PA13
#define PWM CH3 PIN PIO PA14
#define PWM_FUNC PIO_PERIPH_B
// Values which "channelID" can take on in several functions
```

```
#define PWM_CH0 0
#define PWM CH1 1
#define PWM CH2 2
#define PWM CH3 3
// Values which the CPOL bit in the PWM CMR register can take on
#define PWM_CMR_CPOL_LOW 0 // Output waveform starts at a low level
#define PWM_CMR_CPOL_HIGH 1 // Output waveform starts at a high level
// Values which the CPRE bits in the PWM_CMR register can take on
#define PWM CMR CPRE MCK
                         0
#define PWM CMR CPRE MCK2
#define PWM_CMR_CPRE_MCK4
                         2
#define PWM_CMR_CPRE_MCK8
                         3
#define PWM CMR CPRE MCK16
#define PWM_CMR_CPRE_MCK32
                         5
#define PWM_CMR_CPRE_MCK64
                         6
#define PWM CMR CPRE MCK128 7
#define PWM_CMR_CPRE_MCK256 8
#define PWM CMR CPRE MCK512 9
#define PWM CMR CPRE MCK1024 10
#define PWM CMR CPRE CLKA
                         11
#define PWM_CMR_CPRE_CLKB
                         12
// Writing any other value in this field aborts the write operation of the WPEN
bit.
// Always reads as 0.
#define PWM_WPCR_WPKEY_PASSWD (0x50574DU << 8)</pre>
// PWM Functions
/* Enables the PWM peripheral and initializes its frequency, period, and duty
cvcle.
* Requires pioInit().
     -- freq: the desired frequency of the PWM clock in Hz
     -- period: the desired frequency of the PWM waveform in number of clock
 periods
     -- dutyCycle: the desired duty cycle of the PWM waveform in number of
 waveform periods
* Note: the actual frequency of the PWM waveform is given by freq / period,
* 0 < period < (2^16 = 65536). The higher the period, the more resolution for
 the duty cycle,
```

* which is given by Duty Cycle = dutyCycle / period, where 0 < period < (2^16

= 65536). Note that

```
* 15.319 Hz <= freq <= 4 MHz based on allowable clock divisions. The alignment
 defaults to
* left-aligned, and so is not set. Requires pioInit(). */
void pwmInit(int channelID, int freq, uint16_t period, uint16_t dutyCycle) {
    pmcEnablePeriph(PMC_ID_PWM);
    switch (channelID) {
        case PWM_CH0: pioPinMode(PWM_CH0_PIN, PWM_FUNC); break;
        case PWM CH1: pioPinMode(PWM CH1 PIN, PWM FUNC); break;
        case PWM_CH2: pioPinMode(PWM_CH2_PIN, PWM_FUNC); break;
        case PWM CH3: pioPinMode(PWM CH3 PIN, PWM FUNC); break;
    }
   PWM->PWM_DIS |= (1 << channelID); // Disables PWM while setting values
   uint32_t preScl[PWM_CLK_PRE_MAX] =
        {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024};
   uint32 t preSclIndex = 0;
    uint32_t linDiv;
    // Finds prescaler and linear divider values
   while (preSclIndex < PWM_CLK_PRE_MAX) {</pre>
        linDiv = MCK_FREQ / preScl[preSclIndex] / freq;
        if (linDiv <= PWM CLK DIV MAX) break;
        preSclIndex++;
    }
    // Sets the clock if a configuration can be found. Otherwise, disables the
    if (preSclIndex < PWM_CLK_PRE_MAX) {</pre>
        PWM->PWM_CLK.PREA = preSclIndex;
        PWM->PWM_CLK.DIVA = linDiv;
    } else {
        PWM->PWM_CLK.DIVA = 0;
    }
    PWM->PWM_CH[channelID].PWM_CMR.CPRE = PWM_CMR_CPRE_CLKA; // Set clock speed
   PWM->PWM_CH[channelID].PWM_CMR.CPOL = PWM_CMR_CPOL_HIGH; // Set waveform
    polarity
    PWM->PWM_CH[channelID].PWM_CPRD = period; // Set period
   PWM->PWM CH[channelID].PWM CDTY = dutyCycle; // Set duty cycle
   PWM->PWM_ENA |= (1 << channelID); // Enable PWM after setting values
}
```