

Problem 12.14.5

- (a) What are the values of the ALU control unit's inputs for this instruction?

sw ALUOp = 00, ALU control input = 0010

- (b) What is the new PC address after this instruction is executed? Highlight the path through which this value is determined.

for sw \$t4, 20(\$t5): the path begins at PC, then passes through the adder $PC + 4$, then to the branch mux, then goes back to PC. New PC address ends up being $PC + 4$

- (c) For each mux, show the values of its inputs and outputs during the execution of this instruction. List values that are register outputs at Reg [xn]

0xadac0016 = 101011 01101 01100 0000000000010110

op = 101011 = 43

rs = 01101 = 13

rt = 01100 = 12

address = 0000 0000 0001 0110 = 22

	alusrc	memtoreg	branch
INPUT	Reg[x12] and 22	Inputs: Reg[x13] + 22 and <undefined>	PC + 4
OUTPUT	Output: 22	<undefined>	PC + 4

- (d) What are the input values for the ALU and the two add units?

alu Reg[x13] and 22
 $PC + 4$ adder PC and 4
branch $PC + 4$ and 22×4

- (e) What are the values of all inputs for the registers unit?

Problem 12.14.7: Problems in this exercise assume that the logic blocks used to implement a processor's datapath (COD Figure 4.21) have the following latencies:

imem/dmem	regfile	mux	ALU	adder	gate	regread	reg setup	sign extend	control
250	150	25	200	150	5	30	20	50	50

"Register read" is the time needed after the rising clock edge for the new register value to appear on the output. This value applies to the PC only. "Register setup" is the amount of time a register's data input must be stable before the rising edge of the clock. This value applies to both the PC and Register File.

- (a) What is the latency of an R-type instruction(i.e., how long must the clock period be to ensure that this instruction works correctly)?

cycle: adder, mux = $150 + 25$

r-path: read address(reg read), imem/dmem, ALU, mux, write data(reg setup) = $30 + 250 + 200 + 25 + 20$

total: $150 + 25 + 30 + 250 + 200 + 25 + 20 = \boxed{700}$

- (b) **What is the latency of lw? (Check your answer carefully. Many students place extra muxes on the critical path.)**

cycle: adder, mux = $150 + 25$

lw path: read address(reg read), imem, ALU, dmem, mux, write data(reg setup) = $30 + 250 + 200 + 250 + 25 + 20$

total: $150 + 25 + 30 + 250 + 200 + 250 + 25 + 20 = \boxed{950}$

- (c) **What is the latency of sw? (Check your answer carefully. Many students place extra muxes on the critical path.)**

cycle: adder, mux = $150 + 25$

sw path: read address(reg read), imem, ALU, dmem = $30 + 250 + 200 + 250$

total: $150 + 25 + 30 + 250 + 200 + 250 = \boxed{905}$

- (d) **What is the latency of beq?**

cycle: adder, ALU, mux = $150 + 200 + 25$

beq path: read address(reg read), imem, and gate, mux, write data(reg setup) = $30 + 250 + 5 + 25 + 20$

total: $150 + 200 + 25 + 30 + 250 + 5 + 25 + 20 = \boxed{705}$

- (e) **What is the latency of an arithmetic, logical, or shift I-type (non-load) instruction?**

cycle: adder, mux = $150 + 25$

path: read address(reg read), imem, ALU, mux, write data(reg setup) = $30 + 250 + 200 + 25 + 20$

total: $150 + 25 + 30 + 250 + 200 + 25 + 20 = \boxed{700}$

- (f) **What is the minimum clock period for this CPU?**

imem, regfile, ALU, dmem, regfile = $250 + 150 + 200 + 250 + 150 = \boxed{1000}$

Problem 12.14.10 When the processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following three problems, assume that we are beginning with the datapath from COD figure 4.21, the latencies from Exercise 4.7, and the following costs:

imem/dmem	regfile	mux	ALU	adder	gate	regread	reg setup	sign extend	control
250	150	25	200	150	5	30	20	50	50

imem	regfile	mux	ALU	adder	dmem	reg	sign extend	gate	control
1000	200	10	100	30	2000	5	100	1	500

Suppose doubling the number of general purpose registers from 32 to 64 would reduce the number of lw and sw instruction by 12%, but increase the latency of the register file from 150 ps to 160 ps and double the cost from 200 to 400. (Use the instruction mix from Exercise 4.8 and ignore the other effects on the ISA discussed in Exercise 2.18.)

- (a) **What is the speedup achieved by adding this improvement?**

clock cycle time before doubling numbers of general purpose registers:

$$250 + 250 + 150 + 25 + 200 + 150 + 5 + 30 + 20 + 50 + 50 = 1180\text{ps}$$

new latency of regfile = 160ps

clock cycle time after doubling numbers of general purpose registers:

$$250 + 250 + 160 + 25 + 200 + 150 + 5 + 30 + 20 + 50 + 50 = 1190\text{ps}$$

from 4.8: lw = 25%, sw = 11%, total = 36%

$$36 - 36 \times 0.12 = 31.68$$

6 before: 100% instructions, now $100 - (36 - 31.68)\% = 95.68\%$.

$$\text{old speed} = \frac{1180}{100} = 11.8$$

$$\text{new speed} = \frac{1190}{95.68} \approx 12.44$$

$$\text{speedup} = \frac{11.8}{12.44} \approx \boxed{1.05}$$

- (b) **Compare the change in performance to the change in cost.**

cost before doubling number of general purpose registers:

$$1000 + 200 + 10 + 100 + 30 + 2000 + 5 + 100 + 1 + 500 = 3946$$

cost after doubling number of general purpose registers:

$$1000 + 400 + 10 + 100 + 30 + 2000 + 5 + 100 + 1 + 500 = 4146$$

$$\text{change in cost} = \frac{4146}{3946} \approx 1.05 \text{ more}$$

There is a **1:1 ratio** between performance to the change in cost.

- (c) **Given the cost/performance ratios you just calculated, describe a situation where it makes sense to add more registers and describe a situation where it doesn't make sense to add more registers.**

Depending on the priority, if performance is higher prioritized compared to cost, it would make sense to spend more to have more registers. If cost is a factor, it wouldn't make sense to have more registers for higher performance.

Problem 12.14.16 In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies:

IF	ID	EX	MEM	WB
250ps	350ps	150ps	300ps	200ps

Also, assume that instructions executed by the processor are broken down as follows:

ALU/Logic	Jump/Branch	Load	Store
45%	20%	20%	15%

- (a) What is the clock cycle time in a pipelined and non-pipelined processor?

$$\text{non-pipelined processor} = 250 + 350 + 150 + 300 + 200 = \boxed{1250\text{ps}}$$

$$\text{pipelined processor} = \max(250, 350, 150, 300, 200) = \boxed{350\text{ps}}$$

- (b) What is the total latency of an lw instruction in a pipelined and non-pipelined processor?

$$\text{non-pipelined processor} = \text{CT} = \boxed{1250\text{ps}}$$

$$\text{pipelined processor} = \text{CT} \times \text{number of cycles} = 350 \times 5 = \boxed{1750\text{ps}} \text{ (lw instruction uses all 5 stages)}$$

- (c) If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor?

We would split ID to reach 175 in each stage. Our new clock cycle time for the pipelined datapath would be $\boxed{300}$ (from MEM).

- (d) Assuming there are no stalls or hazards, what is the utilization of the data memory?

$$\text{Load and store} = 20\% + 15\% = \boxed{35\%}.$$

- (e) Assuming there are no stalls or hazards, what is the utilization of the write-register port of the "Registers" unit?

$$\text{ALU/Logic, and Load} = 45\% + 20\% = \boxed{65\%}.$$