
# VLSI DESIGN FLOW: RTL TO GDS


Lecture 26 Constraints II



Sneh Saurabh Electronics and Communications Engineering IIIT Delhi



### Static Timing Analysis: Environment of design




Environment of design puts additional constraints on the signal entering/leaving a design

- Signal entering the design at the input port encounters delay
- Signal leaving the design at the output port will encounter delay and get captured externally
  - ➤ Should meet setup/hold requirements at *FOUT*
  - > Check for setup/hold must also be performed at the output port

#### Input Port Constraints: set\_input\_delay

- Signal gets delayed before entering the design
  - Lesser part of clock-period is available for the signal to reach flip-flop within the design
- Delay external to design at the input ports is modelled using set\_input\_delay



■ Value of input delay = Delay of  $CE1 + CP \rightarrow Q$  delay of FIN + Delay of DIN

create\_clock -name CLK -period 2000 [get\_ports *CLK\_PORT*] set\_input\_delay -clock [get\_clocks CLK] 100 [get\_ports *IM*]


#### Transition at Input Port

set\_input\_transition: model slew of incoming signal

set\_input\_transition 10 -max -rise [get\_ports //]

• *set\_driving\_cell:* driver of inputs


set\_driving\_cell -lib\_cell *BUF1X* -library *tech14nm* [get\_ports //]



#### Output Port Constraints: set\_output\_delay


Output Delay: signal leaving a design must meet the setup/hold constraints of the flip-flop that captures that signal

Constraints of the external flip-flop is modelled using set\_output\_delay



- The delay of OD needs to be chosen such that the setup/hold requirements in the actual circuit and equivalent circuit match
- Delay of OD is specified in set\_output\_delay command

#### Illustration: *set\_output\_delay*




create\_clock -name SYS\_CLOCK -period 2000 [get\_ports *CLK*] set\_output\_delay 410 -max -clock [get\_clocks SYS\_CLK] [get\_ports *OUT*]

## Load at Output Port

 set\_load: load that will be driven by the output port


set\_load 0.039 [get\_ports *OUT*]







#### Timing Exceptions

- set\_false\_path: To make exceptions from analysing certain paths that may not be exercised
- set\_multicycle\_path: To inform the STA tool that certain path may take more than one cycle



set\_multicycle\_path 4 -setup -from [get\_pins *FF1/CP*] -to [get\_pins *FF2/D*]





set\_multicycle\_path 4 -setup -from [get\_pins *FF1/CP*] -to [get\_pins *FF2/D*]

set\_multicycle\_path 3 -hold -from [get\_pins *FF1/CP*] -to [get\_pins *FF2/D*]

#### Constant Value to Port/Pin

set\_case\_analysis: assign constant value to some port/pin

set\_case\_analysis 1 [get\_ports SCAN\_ENABLE]

set\_case\_analysis 1 [get\_ports *SLEEP\_MODE*]



#### References

- S. Saurabh, "Introduction to VLSI Design Flow". Cambridge: Cambridge University Press, 2023.
- Bhasker, Jayaram, and Rakesh Chadha. Static timing analysis for nanometer designs: A practical approach. Springer Science & Business Media, 2009.

