

# VLSI DESIGN FLOW: RTL TO GDS


Lecture 27  
Technology Mapping



Sneh Saurabh  
Electronics and Communications  
Engineering  
IIT Delhi

# Lecture Plan

---




■ Technology Mapping

S. Saurabh, "Introduction to VLSI Design Flow".  
Cambridge University Press, 2023.

NPTEL

# Technology Mapping: Framework



## Technology Libraries

- Cells with different logic functions
- Cells with same function, but of different sizes

## Unmapped Netlist:

- Netlist of generic logic gates


## Constraints:

- Synopsys Design Constraint (SDC) file
- Objectives:
  - Minimize area under a given delay constraint
  - Minimize delay under a given area constraint

## Mapped Netlist:





- Netlist consisting of library cells
- Functionally equivalent to unmapped netlist

# Illustration of Mapping: Given Problem




Logic Function:

- $Y = (A.B + C)'$


| Cell Name       | Symbol   | Function     | Area | Delay | Power |
|-----------------|--|--------------|------|-------|-------|
| <i>INV1</i>     |   | $Z = A'$     | 1    | 4     | 5     |
| <i>NAND1</i>    |   | $Z = (A.B)'$ | 4    | 8     | 20    |
| <i>NAND1_LP</i> |   | $Z = (A.B)'$ | 5    | 12    | 6     |
| <i>AND1</i>     |  | $Z = A.B$    | 8    | 9     | 30    |

NPTEL

# Illustration of Mapping: Solution 1







$$\text{Given: } Y = (A.B + C)'$$




Logic Function:

$$\begin{aligned} Y &= (((A.B)'.C')')' \\ &= (A.B)'.C' \\ &= (A.B + C)' \end{aligned}$$


| Cell Name | Symbol  | Function   | Area | Delay | Power |
|-----------|---|------------|------|-------|-------|
| INV1      |  | $Z=A'$     | 1    | 4     | 5     |
| NAND1     |  | $Z=(A.B)'$ | 4    | 8     | 20    |
| NAND1_LP  |  | $Z=(A.B)'$ | 5    | 12    | 6     |
| AND1      |  | $Z=A.B$    | 8    | 9     | 30    |

S. Saurabh, "Introduction to VLSI Design Flow".  
Cambridge University Press, 2023.

# Illustration of Mapping: Solution 2



$$\text{Given: } Y = (A.B + C)'$$



Area=13  
Delay=17,13  
Power=55


S. Saurabh, "Introduction to VLSI Design Flow".  
Cambridge University Press, 2023.

| Cell Name | Symbol | Function   | Area | Delay | Power |
|-----------|--------|------------|------|-------|-------|
| INVI      |        | $Z=A'$     | 1    | 4     | 5     |
| NAND1     |        | $Z=(A.B)'$ | 4    | 8     | 20    |
| NAND1_LP  |        | $Z=(A.B)'$ | 5    | 12    | 6     |
| AND1      |        | $Z=A.B$    | 8    | 9     | 30    |

Logic Function:


$$\begin{aligned} Y &= (A.B)'.C' \\ &= (A.B + C)' \end{aligned}$$

# Illustration of Mapping: Solution 3



$$\text{Given: } Y = (A.B + C)'$$

Area=12  
Delay=28, 20  
Power=22



Logic Function:

$$Y = (((A.B)'.C')')$$

| Cell Name | Symbol | Function   | Area | Delay | Power |
|-----------|--------|------------|------|-------|-------|
| INV1      |        | $Z=A'$     | 1    | 4     | 5     |
| NAND1     |        | $Z=(A.B)'$ | 4    | 8     | 20    |
| NAND1_LP  |        | $Z=(A.B)'$ | 5    | 12    | 6     |
| AND1      |        | $Z=A.B$    | 8    | 9     | 30    |

S. Saurabh, "Introduction to VLSI Design Flow".  
Cambridge University Press, 2023.

# Summary of Solutions

---

|            | Area | Delay | Power | Comments      |
|------------|------|-------|-------|---------------|
| Solution 1 | 10   | 20    | 50    | Minimum Area  |
| Solution 2 | 13   | 17    | 55    | Minimum Delay |
| Solution 3 | 12   | 28    | 22    | Minimum Power |






# Technology Mapping: Approaches

---

Two approaches:

- Structural Mapping
- Boolean Mapping



# References

---

- G. D. Micheli. “Synthesis and Optimization of Digital Circuits”. *McGraw-Hill Higher Education*, 1994.
- S. Saurabh, “Introduction to VLSI Design Flow”. Cambridge: *Cambridge University Press*, 2023.

