VLSI DESIGN FLOW: RTL TO GDS


Lecture 27 Technology Mapping






Sneh Saurabh Electronics and Communications Engineering IIIT Delhi

Lecture Plan



Technology Mapping: Framework



Constraints:

- Synopsys Design Constraint (SDC) file
- Objectives:
 - Minimize area under a given delay constraint
 - Minimize delay under a given area constraint

Technology Libraries

- Cells with different logic functions
- Cells with same function, but of different sizes

Unmapped Netlist:

Netlist of generic logic gates

Mapped Netlist:

- Netlist consisting of library cells
- Functionally equivalent to unmapped netlist

Illustration of Mapping: Given Problem





Illustration of Mapping: Solution 1




Logic Function:

$$Y = (((A.B)'.C')')'$$

= (A.B)'.C'
= (A.B + C)'



Illustration of Mapping: Solution 2




Logic Function:

$$Y = (A.B)'.C'$$

= $(A.B + C)'$



Illustration of Mapping: Solution 3



Summary of Solutions

	Area	Delay	Power	Comments
Solution 1	10	20	50	Minimum Area
Solution 2	13	17	55	Minimum Delay
Solution 3	12	28	22	Minimum Power



Technology Mapping: Approaches

Two approaches:

- Structural Mapping
- Boolean Mapping



References

- G. D. Micheli. "Synthesis and Optimization of Digital Circuits". *McGraw-Hill Higher Education*, 1994.
- S. Saurabh, "Introduction to VLSI Design Flow". Cambridge: Cambridge University Press, 2023.

