


VLSI DESIGN FLOW: RTL TO GDS

Lecture 42
Post-Layout Verification and Signoff



Sneh Saurabh
Electronics and Communications
Engineering
IIT Delhi

Lecture Plan



S. Saurabh, "Introduction to VLSI Design Flow".
Cambridge University Press, 2023.

Post-layout Verification

- Layout Extraction
- Physical Verification
- ECO and Signoff

Layout Extraction

The NPTEL logo is a circular emblem. It features a stylized flower or star shape in the center, composed of several overlapping loops in shades of pink and orange. This central motif is encircled by a ring of small, rectangular segments, also in shades of pink and orange, arranged in a circular pattern.


NPTEL

Layout Extraction: Basics


- Layout describes the shapes required on each fabricated layer
 - Difficult for other post-layout verification tools to work with this information
- Extract various information from the layout
 - Problem for a verification tool is greatly simplified

Layout extraction consists of two major tasks:

1. **Circuit Extraction:** devices and interconnections
2. **Parasitic Extraction:** parasitic resistance, capacitance and inductance



Circuit Extraction



Inputs:

- Merged GDS: layout of the design and standard cells/macros
- Extraction rules: for devices and connections (comes from foundry)

Outputs:

- Layout Netlist: typically in SPICE
- ERC Report



Parasitic Extraction

- **Resistance:** each net may be divided into multiple net segments
- **Capacitance:** need to account for various components

Technology pre-characterization

- Performed once for a given technology
- Enumerate millions of sample geometries/structures
- Use accurate Field Solvers for computation
 - Values stored in lookup tables or empirical formulae created using curve-fitting
- Highly time consuming

Chip-level parasitic extraction:

1. Technology pre-characterization
2. Pattern Matching

Pattern Matching

- Partition a layout into smaller windows
- Match windows with pre-characterized patterns
- Compute the capacitance with the help of lookup tables or empirical formulae
 - Actual geometries of the layout used

Inductance:


- More challenging to extract
- Fortunately, can ignore for most nets
- Numerical techniques used

Physical Verification



NPTEL

Physical Verification





NPTEL

Physical Verification : DRC

Design Rule Check (DRC):


- Ensure that the layout meets the constraints required for manufacturing
- Rules are defined by the respective foundry
 - Achieve a good yield and improve reliability
 - Vary with the technology
 - Become more complicated with advancement in technologies



Physical Verification : ERC

Electrical Rule Check (ERC):


- Check design for electrical connections that can be problematic
- Examples: Shorts/Open, Floating Gate, Floating Nets etc.



Physical Verification : LVS

Layout versus Schematic (LVS):

- Verifies whether the layout corresponds to the original schematic (netlist) of the design



Compares:

- Layout netlist (extracted)
- Source netlist (schematic): logical netlist combined with device information

Signoff


The NPTEL logo is centered in the background. It features a stylized flower or star shape with multiple petals or points, rendered in shades of pink and orange. This central motif is encircled by a ring composed of many small, overlapping rectangular segments in the same color palette. Below this circular emblem, the word "NPTEL" is written in a bold, sans-serif font, with each letter in a light orange color.

NPTEL

Signoff

Signoff:

- Series of verification steps that must be carried out before sending the layout (GDS) to a foundry
- Ensures that the layout delivers the intended functionality and meets various figures of merit



S. Saurabh, "Introduction to VLSI Design Flow".
Cambridge University Press, 2023.

S. Saurabh, "Introduction to VLSI Design Flow".
Cambridge University Press, 2023.

Engineering Change Order (ECO)


- Sometimes last moment incremental changes in a design needed
 - Fix issues discovered late or new incremental functionality
- Risky changes
 - Incorporate them using Engineering Change Order (ECO)

ECO tools:

- Enable making targeted incremental changes, rather than re-implementing the entire design
- Verify the correctness of the ECO changes.
 - Saves designer time, effort, cost, and risk


Types of ECO changes

- Functional ECO: changes logic
 - Logic re-synthesis or use spare cells
- Direct changes in layout to fix setup/hold time violations, SI-related issues, and design rule violations.



S. Saurabh, "Introduction to VLSI Design Flow",
Cambridge University Press, 2023.

Signoff and Tapeout



- Design Tapeout: send the GDS for fabrication
- Occasion to celebrate !



S. Saurabh, "Introduction to VLSI Design Flow".
Cambridge University Press, 2023.

References

- S. Saurabh, “Introduction to VLSI Design Flow”. Cambridge: *Cambridge University Press*, 2023.

