

A

B

C


D

A

B

C

D



Strapping Pins Configuration

VDD_SPI Voltage 3.3V 1.8V
GPIO45 (PD) 0 1



Boot Mode SPI Boot Download Boot
GPIO0 (PU) 1 0
GPIO46 (PD) x 0

JTAG Signal Selection

GPIO3 (NA)




0: JTAG signal from JTAG pins on SiP

1: JTAG signal from USB Serial/JTAG controller



GPIO0

GPIO8



Title		
Size	Number	Revision
A3		
Date:	5/29/2023	Sheet of
File:	E:\研寿虎\TCR_V2.0\Sheet1(1)(1).Sch	Drawn By: