

## STM32F4X7VX 100 pin U1001A

PA0 23 FMU-UART4\_TX  
PA1 24 FMU-UART4\_RX  
PA2 25 BATT\_VOLTAGE\_SENS  
PA3 26 BATT\_CURRENT\_SENS  
PA4 29 VDD\_5V\_SENS  
PA5 30 SPI\_INT\_SCK  
PA6 31 SPI\_INT\_MISO  
PA7 32 SPI\_INT\_MOSI

## 497-14049-ND

## STM32F4X7VX 100 pin U1001B

PA8 67 VDD\_5V\_PERIPH\_EN  
PA9 68 VBUS  
PA10 69 311-470LRCT-ND  
PA11 70 DTG\_FS\_N  
PA12 71 DTG\_FS\_P  
PA13 72 FMU-SWDIO  
PA14 76 FMU-SWCLK  
PA15 77 ALARM

IO debug console  
IO-USART1\_TX

## 497-14049-ND

## STM32F4X7VX 100 pin U1001C

PB0 35 EXTERN\_DRDY  
PB1 36 EXTERN\_CS  
PB2 37 311-100KLRC-ND  
PB3 89 FMU-SWO  
PB4 90 Future Use  
PB5 91 VDD\_BRICK\_VALID  
PB6 92 CAN2\_TX  
PB7 93 VDD\_BACKUP\_VALID

PB2-BOOT1  
10K  
GND

## 497-14049-ND

## STM32F4X7VX 100 pin U1001D

PB8 95 FMU-I2C1\_SCL  
PB9 96 FMU-I2C1\_SDA  
PB10 47 FMU-I2C2\_SCL  
PB11 48 FMU-I2C2\_SDA  
PB12 51 CAN2\_RX  
PB13 52 FRAM\_SCK  
PB14 53 FRAM\_MISO  
PB15 54 FRAM\_MOSI

## 497-14049-ND

Timer allocation:  
PE9: TIM1\_CH1: FMU-CH4  
PE11: TIM1\_CH2: FMU-CH3  
PE13: TIM1\_CH3: FMU-CH2  
PE14: TIM1\_CH4: FMU-CH1  
PA15: TIM2\_CH1: ALARM  
PB0: TIM3\_CH3: GYRO1\_DRDY  
PB1: TIM3\_CH4: GYRO2\_DRDY  
PB4: TIM3\_CH1: ACCEL\_DRDY  
PB5: TIM3\_CH2: MAG\_DRDY  
PD13: TIM4\_CH2: FMU-CH5  
PD14: TIM4\_CH3: FMU-CH6  
PD15: TIM4\_CH4: spare


Note: MAG/ACCEL/GYRO\_DRDY pins chosen  
for both timer capture and separate  
EXTI operation.

EXTI0 - TIM3\_CH3 - GYRO1  
EXTI1 - <free>  
EXTI2 - <free>  
EXTI3 - <free>  
EXTI4 - TIM3\_CH1 - ACCEL  
EXTI5-9 - TIM3\_CH2 - MAG

Serial Level shifter protection

option 1: R1022 fitted

option 2: R1020 and 1021 fitted  
DO NOT USE



## STM32F4X7VX 100 pin U1001E

PC0 15 VBUS\_VALID  
PC1 16 SPI\_INT\_MAG\_ICS  
PC2 17 MPU\_CS  
PC3 18 FMU\_AUX\_POWER\_ADC1  
PC4 33 FMU\_AUX\_ADC2  
PC5 34 PRESSURE\_SENS  
PC6 63 SERIAL\_FMU\_TO\_IO  
PC7 64 SERIAL\_IO\_TO\_FMU

## 497-14049-ND

## STM32F4X7VX 100 pin U1001F

PC8 65 SDIO\_D0  
PC9 66 SDIO\_D1  
PC10 78 SDIO\_D2  
PC11 79 SDIO\_D3  
PC12 80 SDIO\_CLK  
PC13 7 GYRO\_EXT\_CS  
PC14 8 BARO\_EXT\_CS  
PC15 9 ACCEL\_MAG\_EXT\_CS

## 497-14049-ND

## STM32F4X7VX 100 pin U1001G

PD0 81 CAN1\_RX  
PD1 82 CAN1\_TX  
PD2 83 SDIO\_CMD  
PD3 84 FMU-USART2\_CTS  
PD4 85 FMU-USART2\_RTS  
PD5 86 FMU-USART2\_TX  
PD6 87 FMU-USART2\_RX  
PD7 88 BARO\_CS

## 497-14049-ND

## STM32F4X7VX 100 pin U1001H

PD8 55 FMU-USART3\_TX  
PD9 56 FMU-USART3\_RX  
PD10 57 FRAM\_CS  
PD11 58 FMU-USART3\_CTS  
PD12 59 FMU-USART3\_RTS  
PD13 60 FMU-CH5  
PD14 61 FMU-CH6  
PD15 62 MPU\_DRDY

## 497-14049-ND

## STM32F4X7VX 100 pin U1001I

PE0 97 FMU-UART8\_RX  
PE1 98 FMU-UART8\_TX  
PE2 1 SPI\_EXT\_SCK  
PE3 2 VDD\_3V3\_SENSORS\_EN  
PE4 3 MPU\_EXT\_CS  
PE5 4 SPI\_EXT\_MISO  
PE6 5 SPI\_EXT\_MOSI  
PE7 38 FMU-UART7\_RX



## 497-14049-ND

## STM32F4X7VX 100 pin U1001J

PE8 39 FMU-UART7\_TX  
PE9 40 FMU-CH4  
PE10 41 VDD\_5V\_HIPPOWER\_OC  
PE11 42 FMU-CH3  
PE12 43 FMU-LED\_AMBER  
PE13 44 FMU-CH2  
PE14 45 FMU-CH1  
PE15 46 VDD\_5V\_PERIPH\_OC

## 497-14049-ND

## STM32F4X7VX 100 pin U1001K



<http://www.oshwa.org/>

<http://creativecommons.org/licenses/by-sa/3.0/>

PCB005



Title: FMU FMU3 REV C.SchDoc

Date: 28/07/2015

Time: 11:52:00 AM

Sheet:1 of: 10






Drawn By: Philip Rowse

Approved: \*

Checked By: \*







<http://www.oshwa.org/>

<http://creativecommons.org/licenses/by-sa/3.0/>

Title: SERIAL FMU3 REV C.SchDoc

Date: 28/07/2015

Time: 11:52:00 AM

Sheet:3 of: 10






Drawn By: Philip Rowse

Approved: \*

Checked By: \*



3DRobotics



<http://www.oshwa.org/>

<http://creativecommons.org/licenses/by-sa/3.0/>

Title: SENSORS FMU3 REV C.SchDoc

Date: 28/07/2015

Time: 11:52:00 AM

Sheet:4 of: 10

Drawn By: Philip Rowse

Approved: \*

Checked By: \*



3DRobotics



1

2


3

4

Note: Maximise copper area connected to center ground pad.



Bypass caps as close to device pins as possible.



<http://www.oshwa.org/>

<http://creativecommons.org/licenses/by-sa/3.0/>

Title: FMU Power FMU3 REV C.SchDoc

Date: 28/07/2015

Time: 11:52:00 AM

Sheet:5 of: 10

Drawn By: Philip Rowse

Approved: \*

Checked By: \*




3DRobotics

1


2






3

4







<http://www.oshwa.org/>  
<http://creativecommons.org/licenses/by-sa/3.0/>

|                               |                        |   |
|-------------------------------|------------------------|---|
| Title: LEDs FMU3 REV C.SchDoc |                        |  |
| Date: 28/07/2015              | Time: 11:52:00 AM      |   |
| Sheet:6 of: 10                | Drawn By: Philip Rowse |   |
| Approved: *                   | Checked By: *          | 3DRobotics  |



Timer allocation:  
PA0: TIM2 CH1: IO-CH1  
PA1: TIM2 CH2: IO-CH2  
PB8: TIM4 CH3: IO-CH3  
PB9: TIM4 CH4: IO-CH4  
PA6: TIM3 CH1: IO-CH5  
PA7: TIM3 CH2: IO-CH6  
PB0: TIM3 CH3: IO-CH7  
PB1: TIM3 CH4: IO-CH8  
PA8: TIM1 CH1: PPM\_IN  
PA11: TIM1 CH4: RSSI\_IN



<http://www.oshwa.org/>

<http://creativecommons.org/licenses/by-sa/3.0/>

Title: IO FMU3 REV C.SchDoc

Date: 28/07/2015

Time: 11:52:00 AM

Sheet: 7 of: 10

Drawn By: Philip Rowse


Approved: \*

Checked By: \*






3DRobotics

Servo outputs



S.Bus in/out


<http://www.oshwa.org/>
<http://creativecommons.org/licenses/by-sa/3.0/>

Title: PWM PPM FMU3 REV C.SchDoc

Date: 28/07/2015

Time: 11:52:01 AM

Sheet:8 of: 10



Drawn By: Philip Rowse

Approved: \*

Checked By: \*

3DRobotics





<http://www.oshwa.org/>

<http://creativecommons.org/licenses/by-sa/3.0/>

Title: 80PIN FMU3 REV C.SchDoc

Date: 28/07/2015

Time: 11:52:01 AM

Sheet:9 of: 10

Drawn By: Philip Rowse

Approved: \*

Checked By: \*



3DRobotics

1

2

3

4


<http://www.oshwa.org/>
<http://creativecommons.org/licenses/by-sa/3.0/>

Title: IO PWR FMU3 REV C.SchDoc

Date: 28/07/2015

Time: 11:52:01 AM

Sheet:10 of: 10

Drawn By: Philip Rowse

Approved: \*

Checked By: \*

3DRobotics

1

2

3

4

1

2

3

4

A

B

C

D

1. What
  - a.new revision of the FMU
2. Why
  - a.To fix a mechanical mounting issue found in the factory
3. Who
  - a.Production
4. When
  - a. URGENT
5. Milestones.
  - a.22th may 2015
6. Budget
  - a.Prototype to be manually manufactured, this will reduce time taken and derisk
7. Testing and programming plan
  - a.Testing as per existing FMU
8. Field upgrade plan
  - a.Bootloadable, No Change
9. Compliance
  - a.No Compliance changes
10. Accountability
  - a.Review to be signed off by Zach and Angus, with Clint signing off ME aspects

#### Changes for Rev D

Changed mechanical outline to allow for a mounting method that removes stress from IMU3  
Added a footprint for an I/O bypass resistor under the I/O chip. this is to allow prototyping a version that does not have the FMU while still using the "Spectrum" style input.  
Moved various components and traces to ensure safe edge distance  
reduced size of USB connector Pads to reduce risk of short with incorrectly placed USB connector.



<http://www.oshwa.org/>

<http://creativecommons.org/licenses/by-sa/3.0/>



Title: CHANGE FMU3 REV D.SchDoc

Date: 28/07/2015

Time: 11:52:01 AM

Sheet:10 of: 10

Drawn By: Philip Rowse

Approved: \*

Checked By: \*

3DRobotics

1

2

3

4