

# **LD7032**

128 x 40 Mono OLED Column / Row Driver with Controller

This document is a general product description and is subject to change without notice. LDT Inc. does NOT assume any responsibility use of circuits described.



## 1. REVISION HISTORY

Ver	CONTENS	DATE
1.0	- First version	Jun. 2008
2.0	- an addition : page7. or floating - deleted "When IXS=H, CSB must be Low" in page7 - AC Table : VDD = 1.65 ~ 3.5V (page24,26,27)	Dec. 2008



## PART 1 CONTENTS

1.	REVISON HISTORY	2
2.	FEATURES	4
3.	BLOCK DIAGRAM	5
4.	PIN DESCRIPTION	6
5.	FUNCTIONAL DESCRIPTION	8
	5.1. MPU Interface	
	5.2. Dot Memory Map	
	5.3. Correspondence Memory and Display	
	5.4. Output Arrange	
	5.5. Data Write / Read Sequence	
	5.6. Dot Matrix Output Wave Form	
	5.7. Pre-charge	
	5.8. Power Save	
	5.9. Reset	
	5.10. OSC	
	5.11. Frame Sync Signal(F_SYNC)	
	5.12. Interface Mode	
6.	Referential Set-up Flow	20
	6.1. Power ON-OFF	
7.	ELECTRICAL CHARACTERISTICS	20
	7.1. MAXIMUM RATINGS	
	7.2. DC CHARCTERISTICS	
	7.3. AC Characteristics	
	7.3.1.1(2) Parallel Interface	
	7.3.2.1(2) Serial Interface	
	7.3.3. I2C Interface	
	7.3.4. Driver OUTPUT	
	7.3.5. Reset	



#### 2. FEATURES

#### **Power Supply**

VDD: 1.65 ~ 3.5V

VCC\_C :  $8.0 \sim 16.0$ V for Column VCC\_R :  $8.0 \sim 16.0$ V for Row

#### Display Area

Max 128 x 40 Line

#### **Graphics RAM**

Dot matrix :  $128 \times 1$  Bit  $\times 40 = 5{,}120$  Bit

#### **Column Driver**

Max 128 Outputs

Mono

Maximum Output Current = 255 uA (1 uA Step)

Next Pin to Pin Current Deviation  $\pm 2.0$  (Iout = 50uA)

Current Deviation at 1Chip Max-Min  $\pm 4.0 \%$  (Iout = 50uA)

Average Current Deviation against absolute level  $\pm 6.0\%$  (Iout = 50uA)

5 Times Peak boot Current Driving

#### Row Driver

Max 40 Outputs

Variable duty ratio (1 to 40)

ON resistance typical 25ohm

#### **CPU** Interface

8080 or 6800 series parallel interface

Serial Peripheral Interface

I2C Serial Interface

#### Screen Saver

Screen Saver Function.

#### **Oscillator**

On-chip RC oscillator

#### Frame Rate

Variable Frame Rate (60,75,90,105,120,135)Hz

#### Crosstalk


Crosstalk enhancement function

#### Internal regulator for row driver

Selectable Voltage Function. ( 0.8\*VCC\_C or 0.7\*VCC\_C )



## 3. BLOCK DIAGRAM





## 4. PIN DESCRIPTION

## 4. 1. Power Supply Pins

Signal	ТҮРЕ	Function
VCC_C		OELD Dot Matrix Power Supply for Column Driver
VCC_R	Power	OELD Dot Matrix Power Supply for Row Driver If Internal Regulator for Row Scan is active, this pin is the power output pin of internal row power regulator. A 4.7uF capacitor is recommended to connect between VCC_R and VSS. If internal row power regulator is disabled, it must be connected to the external high voltage source or VCC_C.
VDD		Analog and digital voltage supply.
VSS (AVSS/AVSS)		Ground pin.

## 4.2. System Interface Control Pins

Signal	ТҮРЕ	Function
C80	I	H: 68CPU L: 80CPU
PS	I	H: Parallel L: Serial
IXS	I	H: I2C is selected, L: I2C is not selected

## \*. Interface Mode Table

Interface Mode	PS	IXS
Parallel	1	X
Serial SPI	0	0
Serial I2C	0	1



## 4.3. MPU Interface Pins

Signal	TYPE	Function	
CSB	I	Chip Select ( Active Low)	
RDB/E	I	Read ( Active Low, 80 Interface) Enable (68 Interface)	
WRB/RW	I	Write ( Active Low, 80 Interface) H:Read L:Write (68 Interface)	
RSTB	I	Reset (Active Low)	
A0	I	Address ( L: command, H: Parameter)	
D7~D0	I/O	These are 8-bit bi-directional data bus to be connected to t he microprocessor's data bus.  When I2C interface mode is selected, D1 will be the I2C d ata input (SDA) and D0 will be the I2C bus clock input (S CL), and D2 ~ D7 should be tied VDD or VSS.  When serial interface mode is selected, D1 will be the seria 1 data input (SDIN), D0 will be the serial clock input (SCL K), and D2 ~ D7 should be tied VDD or VSS or floating.	
ID2~ID0	I	These pins configure I <sup>2</sup> C interface address. Using these pins, I <sup>2</sup> C Address can be selected.	
IREF	0	This pin is the dot output current reference pin. $I_{DOT}$ is derived from Iref. A resister should be connected between this pin and VSS . ( Current Setting. Typ Resistance = 39 k $\Omega$ ) ( Current adjustable range $\pm 30\%$ )	
PRE	0	Pre-Charge Voltage	
F_SYNC	О	Frame Sync Signal	
EXT_CLK	I	Test Pin. This pin should be tied VDD or VSS in normal operation.	

#### 4.4. OLED Driver Pins

Signal	TYPE	Function	
R0 to R39 O		OELD Dot Matrix Row Output	
C0 to C127 O		OELD Dot Matrix Column Output	




## 5. FUNCTIONAL DESCRIPTION

## 5.1 MPU Interface

#### 5.1.1. 80 Series Interface

Function	CSB	WRB	RDB	A0	D[7:0]
Write Command	L	†	Н	L	Command
Write Parameter or Data	L	†	Н	Н	Parameter or Data
Read Parameter or Data	L	Н	1	Н	Parameter or Data



#### **\*** NOTE :

↑ stands for rising edge of signal.


L stands for low in signal.

H stands for high in signal.




#### 5.1.2. 68Series Interface

Function	CSB	RW	Е	A0	D[7:0]
Write Command	L	L	$\downarrow$	L	Command
Write Parameter/Data	L	L	$\downarrow$	Н	Parameter or Data
Read Parameter/Data	L	Н	$\downarrow$	Н	Parameter or Data



#### 5.1.3. Serial Interface

Function	CSB	CLOCK	A0	DATA
Write Command	L	D[0]	L	D[1]
Write Parameter/Data	L	D[0]	Н	D[1]



#### ※ Notice

- All command inputs have a priority over previous commands.
- To select Parallel/Serial Interface use PS Input. (H: Parallel L: Serial)
- Serial clock (SCLK) works in the unit of 8 clocks.



#### 5.1.4. I2C Interface

The bidirectional I2C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I2C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse.

On the I2C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly,

the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver will signal an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.






Figure 1. Definition of Start and Stop Conditions




Figure 2. Bit Transfer




Figure 3. Acknowledgement on I2C Bus



#### - I2C Device ID Address

Following a START condition, the bus master must output the address of the slave it is accessing. The address is shown in Figure 4. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




Figure 4. Device ID Address

The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

MSB bit is first transfered.

#### - I2C Bus Transactions




Figure 5. Write Single Parameter Command




Figure 6. Write Multi Parameter Command







Figure 7. Read From SRAM



#### 5.2 Dot Memory Map

## Column Memory X Address



Memory Size =  $16 \times 8Bit \times 40 = 5{,}120 Bit$ 




## 5.3. Correspondence Memory and Display


Memory Data Write	- "Data Writing Box" command indicate memory writing area.  - "Writing direction" command indicate writing direction (auto address increment or decrement)	Memory  (XS,YS)  (XE,YE)
Display Direction	<ul> <li>"DispDirection" command indicate Row scan direction.</li> <li>Row R0⇔Rmax</li> </ul>	Scan Direction  Display
Display Size	<ul> <li>"DispSize" command indicate active outputs.</li> <li>The column outputs out of active area always precharge level.</li> <li>The row outputs out of active area always VCC_R excluding display off.</li> <li>Scan is repeated within active area.</li> <li>Rows out of active row are VCC_R.</li> <li>"DispSize" command don't use during panel display.</li> </ul>	Active Column  Active Row  Display Size
Scroll Area	- In scroll mode, display all memory area regardless display size.	Active Column  BCDEF  Left Scroll  DEFGA
Memory Reading Start Address	- "DispStart" command fix the relation of memory and display coordinates.	Momory Display  C D A B  Start Point



#### 5.4. Output Arrange




#### 5.5. Data Write / Read Sequence



Serial Interface is impossible to Data Read



#### 5.6. Dot Matrix Output Wave Form



## 5.7. Pre-charge

5. Row Overlap

I When Pre-Charge, each column output is connected the pre-charge pin in the IC. Therefore all dot matrix column outputs have the switch between driver and pre-charge pin




#### 5. 8. Power Save

	Function	Display ON/OFF	Stand-by	Soft Reset
	Command	DISPON/OFF	STBON/OFF	SOFTRES
Dot Matrix	Function	Display ON/Off	<ul><li>Display-OFF</li><li>OSCA Start/Stop</li></ul>	<ul><li>Register Clear</li><li>Display-OFF</li><li>Stand-by-ON</li></ul>

#### 5. 9. Reset

When RSTB Input becomes 'L', All Register is set Default. When SOFTRES command is inputted, All Register is set Default


#### 5. 10. OSC



In stand-by mode, oscillator is stopped.

I Frame frequency is adjusted by "DFRAME" command


## 5. 11. Frame Sync Signal (F\_SYNC)





#### 5. 12. Interface Mode (Data Write Only)


Dot matrix display data write mode





## 6. Referential Set-up Flow

#### 6.1 Power ON-OFF



## 7. ELECTRICAL CHARACTERISTICS

#### 7.1 MAXIMUM RATINGS

(Ta = -40 ~ 85 °C)

content	Parameter	Value	Unit
VDD		-0.3∼+3.63	
VCC_C	Supply Voltage	-0.3~+18.0	
VCC_R		-0.3∼+18.0	
$V_{IN}$	Input Voltage Range	−0.3~VDD+0.3	V
V <sub>OUT</sub>	Output Voltage Range	−0.3~VDD+0.3	
T <sub>OPR</sub>	Operating Temperature Range	<b>−40∼+85</b>	$^{\circ}$ C
T <sub>STG</sub>	Storage temperature Range	−50 <b>~</b> +125	$^{\circ}$ C



#### 7.2. DC CHARACTERISTICS

(VDD= 2.8V, VCC\_C=VCC\_R=15V, Ta = 25 $^{\circ}$ C)

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	UNIT
VCC_C	Operating Voltage for Column	-	VCC_C	8	-	16	
VCC_R	Operating Voltage for Row	-	VCC_R	8	-	16	
VDD	Logic Power 1	-	VDD	1.65	1.8 2.8	3.5	
V <sub>IH</sub>	High Logic Input Level	-	Logical Input	0.8*VDD	-	VDD	
$V_{_{\rm IL}}$	Low Logic Input Level	-	Logical Input	0	_	0.2*VDD	V
$V_{OH}$	High Logic Output Level	Iout=-100uA	Logical Output	0.9*VDD	_	VDD	
V <sub>OL</sub>	Low Logic Output Level	Iout=100uA	Logical Output	0	_	0.1*VDD	
IIL	Input Leakage Current			-1.0		+1.0	uA
FOSC1	Oscillator Frequency For Dot Matrix	VDD = 2.8V VDD = 1.8V		0.9 0.82	1.0 0.91	1.1 1	MHz
IRVCC	VCC_R Power Regulator Output Voltage	VCC_R = 0.8*VCC_C I <sub>VCC_R</sub> =5mA	VCC_R	0.75* VCC_C	0.8* VCC _C	0.85* VCC_C	V
Cptp1	Output Current Pin to Pin Even ness *1)	Iout = 50uA	C0-127	-2.0	_	+ 2.0	%
Calp1	Output Current Evenness *2)	Iout = 50uA	C0-127	-4.0	_	+ 4.0	%
Cchip1	Output Current Absolute Correctness *3)	Iout = 50uA	C0-127	-6.0	_	+ 6.0	%
Cptp3	Peak boot Pin to Pin Evenness *1)	Ioutpeak = 250uA	C0-127	-2.0	_	+ 2.0	%
Calp3	Peak boot Evenness *2)	Ioutpeak = 250uA	C0-127	-4.0	_	+ 4.0	%
Cchip3	Peak boot Absolute Correctness *3)	Ioutpeak = 250uA	C0-127	-6.0	_	+ 6.0	%
Rrg	ROW - Vss ON Resistance	IOL=35mA	R0-R39	-	25	40	Ω
Rr	ROW - VCC_R ON Resistance	IOL=1 m A	R0-R39	-	1	3	kΩ

#### NOTICE:

<sup>\*1) (</sup>Ik – I k+1)/ Iavg : (k = 0 to 127), Iavg =  $\Sigma$  (Ik)/128 : (k = 0 to 127)

<sup>\*2) (</sup>Imax – Iavg) / Iavg , (Imin – Iavg ) / Iavg , Iavg =  $\Sigma$  ( Ik ) / 128 : ( k = 0 to 127 )

<sup>\*3) (</sup>Iavg - Iref(SPEC)) / Iref(SPEC)



(VDD= 2.8V, VCC\_C=VCC\_R=15V, Ta = 25 $^{\circ}$ C)

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	UNIT
	Dec Characters CW	Each Pin ILOAD=3mA	C0-127	_	600	900	Ω
Rp	Pre-Charge SW ON Resistance	Column All Pin Short	C0-127	-	ı	7	Ω
IVDD1			VDD	=	-	5	uA
IVCC_C1	Stand-by Current		VCC_C		-	5	uA
IVCC_R1			VCC_R		-	5	uA
IVDD2		*4)	VDD		-	1	mA
IVCC_C2	Normal Operation	*4)	VCC_C		-	2	mA
IVCC_R2		*4)	VCC_R		-	1	mA

#### NOTICE:

(VDD= 2.8V, VCC\_C=VCC\_R=15V, Ta = 25 $^{\circ}$ C)

Symbol	Parameter	Conditions	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Low Logic Output Level	$V_{DD} > 2V$	0.0	_	0.4	V
	(open-drain) at 3mA sink current at SDA, SCL ( I <sup>2</sup> C)	$V_{DD} < 2V$	0.0	_	0.2*V <sub>DD</sub>	_
I <sub>OL</sub>	Low-Level output Current ( I <sup>2</sup> C)	VOL = 0.4V	3	-	-	A
		VOL = 0.6V	6	_	-	mA

<sup>\*4)</sup> Iout = $10\mu A$ , All Data on, Frame Frequency 120Hz, VCC\_C=VCC\_R=15V, VDD=2.8V, Output( DOT ) all Open, Display Size full, Others Default




#### 7. 3. AC Characteristics

#### 7. 3. 1.1 Parallel Interface1 (Write/Read Timing)

(VSS = 0V, VDD=  $2.6V\sim3.5V$ , Ta =  $25^{\circ}$ C)

Parameter	Cymbal	Condi	tion	Specific	cation	Units
Parameter	Symbol	Condi	uon	MIN	MAX	Units
Address setup time	Tas	A0	A0			
Address hold time	Tah	A0		10		1
System avalatima	Tcycw WRB Write	Write	100		1	
System cycle time	Teyer	RDB	Read	500		
Write control low pulse width	Telw	WRB		40		
Write control high pulse width	Tchw	1 WKB	WKB			1
Read control low pulse time	Tclr	RDB	npp			
Read control high pulse time	Tchr	T KDB		80		ns
Write data setup time	Tdsw			20		
Write data hold time	Tdhw			10		
Read data setup time ( Data Output Access Time )	Tdsr	D0 – D7	D0 – D7		200	
Read data hold time ( Data output disable time )	Tdhr					
CSB – WRB , RDB time	Tesh	CSB	·	10		






## 7. 3. 1.2 Parallel Interface2 (Write/Read Timing)

 $(VSS = 0V, VDD = 1.65V \sim 3.5V, Ta = 25 ^{\circ}C)$ 

D	Canala at	Com	1141	Specific	cation	Units
Parameter	Symbol	Symbol Condition —		MIN	MAX	Units
Address setup time	Tas	A0		60		
Address hold time	Tah	A0		30		
Crystom avala tima	Teyew	WRB	Write	300		
System cycle time	Teyer	RDB	Read	500		
Write control low pulse width	Tclw	WRB		120		
Write control high pulse width	Tchw	WKD	Ī	120		
Read control low pulse time	Telr	RDB		60		
Read control high pulse time	Tchr	KDB	Ī	80		ns
Write data setup time	Tdsw			60		
Write data hold time	Tdhw	1	Ī	30		
Read data setup time ( Data Output Access Time )	Tdsr	D0 – D7			200	
Read data hold time ( Data output disable time )	Tdhr			10		
CSB – WRB , RDB time	Tcsh	CSB		30		




#### 7. 3. 2.1 Serial Interface1



(VSS = 0V, VDD= 2.6V~3.5V, Ta = 25  $^{\circ}\mathrm{C}$  )

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
t <sub>CYS</sub> t <sub>PWH</sub> t <sub>PWL</sub>	Serial clock cycle High pulse Width Low pulse width	-	SCL	66 20 20	-	-	ns
t <sub>ASS</sub>	A0 setup time A0 hold time		A0	15 25	-	-	ns
t <sub>DSS</sub> t <sub>DHS</sub>	Data setup time Data hold time		SDI	20 20	-	-	ns
t <sub>CSS</sub> t <sub>CSH</sub> t <sub>CSW</sub>	Chip select setup time Chip select hold time Chip select high pulse width	-	CSB	20 50 50	- - -	- - -	ns
tscc	SCL to Chip select	-	SCL, CSB	15	-	-	ns

NOTE: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.





## 7. 3. 2.2 Serial Interface2

 $(VSS = 0V, VDD = 1.65V \sim 3.5V, Ta = 25 ^{\circ}C)$ 

Symbol	Parameter	Conditions	Related Pins	MIN	TYP	MAX	Unit
t <sub>CYS</sub> t <sub>PWH</sub> t <sub>PWL</sub>	Serial clock cycle High pulse Width Low pulse width	-	SCL	150 60 60	-	-	ns
t <sub>ASS</sub>	A0 setup time A0 hold time		A0	50 60	-	-	ns
t <sub>DSS</sub> t <sub>DHS</sub>	Data setup time Data hold time		SDI	60 60	-	-	ns
t <sub>CSS</sub> t <sub>CSH</sub> t <sub>CSW</sub>	Chip select setup time Chip select hold time Chip select high pulse width	-	CSB	60 100 100	- - -	- - -	ns
t <sub>SCC</sub>	SCL to Chip select	-	SCL, CSB	40	-	-	ns


Ver. 2.0 / Dec. 2008 26




## 7. 3. 3 I2C Interface

 $(VSS = 0V, VDD = 1.65V \sim 3.5V, Ta = 25 ^{\circ}C)$ 


Samala al	Demonstra	Standa	rd mode	Fast	mode	11
Symbol	Parameter	MIN	MAX	MIN	MAX	Unit
f <sub>scl</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition	4.7	-	1.3	-	us
t <sub>HD;STA</sub>	hold time (repeated) START condition	4.0	-	0.6	-	us
t <sub>SU;STA</sub>	set-up time form a repeated START condition	4.7	-	0.6	-	us
t <sub>SU;STO</sub>	set-up time for STOP condition	4.0	-	0.6	-	us
t <sub>SU;DAT</sub>	data set-up time	250	-	100	-	ns
t <sub>HD;DTA</sub>	data hold time	0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time	0.3	3.45	0.1	0.9	us
t <sub>VD;DAT</sub>	data valid time	300	-	50	-	ns
$t_{LOW}$	LOW period of the SCL clock	4.7	-	1.3	-	us
t <sub>HIGH</sub>	HIGH period of the SCL clock	4.0	-	0.6	-	us
$t_{\mathrm{f}}$	fall time of both SDA and SCL signals	-	300	-	300	ns
t <sub>r</sub>	rise time of both SDA and SCL signals	-	1000	-	300	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	0	50	0	50	ns







#### 7.3.4. Driver OUTPUT



Gray Scale	Normal Current	Peak Boot Current
0h	0uA	0uA
1h	IREF	IREF x 5 *1)

<sup>\*1) 5</sup> Times is guaranteed until 500  $\mu$  A

## []"RowOverlap" command changes Row falling timing`

(VSS = 0V, VDD= 2.6V~3.5V, VCC\_C=VCC\_R=15V, Ta = 25  $^{\circ}\text{C}$  )

Item	Signal	Symbol	Min.	Тур.	Max.	Unit
Row Falling Time	R0-R39	$T_{RF}$	-	-	10	ns
Row Rising Time	R0-R39	$T_{RR}$	-	-	100	ns
Column Falling Time until Row Falling	C0-C127 (to R)	$T_{CFD}$	800	-	1200	ns
Column Drive Start Delay Time	C0-C127 (to R)	$T_{CRD}$	0	-	200	ns
Column Peak Delay Time	C0-C127 (to R)	$T_{CRPD}$	0	-	200	ns
Column Peak Falling Delay Time	C0-C127 (to R)	$T_{CFPD}$	0	-	200	ns

Ver. 2.0 / Dec. 2008 28



#### 7.3.5. Reset

Reset low pulse width must be long than 1 us. Reset complete time is small than 1 us.



## 128 x 40 Mono OLED Column / Row Driver with Controller

## **PART 2 CONTENTS**

1.	Display System Command	
	1.1. Software Reset	
	1.2. Dot Matrix Display ON/OFF	
	1.3. Dot Matrix Display Stand-by ON/OFF	
	1.4. Dot Matrix Frame Rate	
	1.5. Graphics Memory Writing Direction	
	1.6. Display Direction	
	1.7. Display Size	
	1.8. Display Start	
2.	Read/Write command	37
	2.1. Data Reading/Writing Box	
	2.2. Dot Matrix Display Data Read/Write	
	2.3. Register Read	
3.	Driver Setting Command	
	3.1. Peak Pulse Width Set	
	3.2. Peak Pulse Delay Set	
	3.3. Dot Matrix Current Level Set	
	3.4. Pre-Charge Width Set	
	3.5. Pre-Charge Mode Select	
	3.6. Row overlap set	
	3.7. Row SCAN	
	3.8. Row Scan Sequence Setting	
	3.9. Data Reverse	
4.	Others	
5.	Optional Command	44
	5.1. IC Test Command	
	5.2. Set Internal Regulator for Row Scan	
	5.3. Aging Mode Set	
	5.4. Set XTALK Enable	
	5.5. Set VDD Selection	
6.	Screen Saver Command	48
	6.1. S_Sleep Timer	
	6.2. S_Sleep Start	
	6.3. S Step Timer	
	6.4. S_Step Unit	
	6.5. S_Condition	
	6.6. S_Saver Start/Stop	
	6.7. Screen Saver Mode	
	6.9. C. MultiSoroll	



## INSTRUCTION DESCRIPTION

#### 1. Display System Command

#### 1.1 Software Reset

INSTRUCTION		Comn	nand				Par	rame	ter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Delault
SOFTRES	W	L	01h	-	-	-	-	-	-	-	-	-	-	Software Reset	-

- Software reset command
- All registers are cleared default. \*1)
- Dot matrix is OFF.
- OSCA is stopped
- \*1) Don't clear Graphics memory

#### 1.2. Dot Matrix Display ON/OFF

INSTRUCTION		Comn	nand				Par	rame	ter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Default
DDISPON/OFF	w	L	02h	w	Н	-	-	-	-	-	1	-	D0	D=0 Dot Matrix Display OFF D=1 Dot Matrix Display ON	00h

- When D0="0":

Turns the dot matrix Display OFF (Default).

Display OFF means

All Column Output become Pre-charge level.

All Row Output become VSS.

Stop Data transfer from memory to Dot Matrix Driver.

- When D0="1":

Turns the dot matrix Display ON.

#### 1.3. Dot Matrix Display Stand-by ON/OFF

INSTRUCTION		Comn	nand				Par	ame	ter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Default
DSTBYON/OFF	w	L	14h	W	Н	-	1	ı	-	ı	-	-	D0	D=0 : Stand-by OFF D=1 : Stand-by ON	01h

- When D0="0"

OSCA Start. (Don't turn the dot matrix display on)

- When D0="1"

Execute DDISPOFF command OSCA Stop. (Default).

\*NOTE 1 : Don't clear Graphics memory and Register.

\*NOTE 2 : After software and hardware Reset, stay "DSTBYON" Mode.

\*NOTE 3 : Column Driver latched datas are reset.



#### 1.4. Dot Matrix Frame Rate

INSTRUCTION		Comn	nand				Pa	rame	eter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Delault
DFRAME	w	L	1Ah	w	Н	-	-	FO	M1	M0	F2	F1	F0	Frame Frequency 60-120Hz	02h

Dot Matrix frame rate control command.

#### Parameter Definition

F[2:0]	Frame Frequency *1)	The Number of SCLK of one Row ( Display Y Size = 32 )
0	60Hz	520
1	75Hz	416
2	90Hz(Default)	346
3	105Hz	298
4	120Hz	260
5,6,7	135Hz	230

#### ♦ OSCA mode selection

M[1:0] = 00 Internal RC Oscillation mode

= 10 External Clock mode ( Test Mode )

\*1) FO = '0'

Frame frequency is difference value by [Display Y Size].

For Example : { F[2:0] = 010b, Display Y Size = 32 } => Frame Frequency is 90Hz. : Freq(SCLK) = 1.0MHz

 ${F[2:0] = 010b, Display Y Size = 16} = Frame Frequency is 180Hz. : Freq(SCLK) = 1.0MHz$ 

 $\{ F[2:0] = 010b, Display Y Size = 40 \} => Frame Frequency is 72Hz. : Freq(SCLK) = 1.0MHz$ 

#### Example 1) FO = '0'

F[2:0]	Frame Frequency (Spec.)	Display Y Size	Frame Frequency (Measured)	SCLK Freq. (MHz)	F[2:0]	Frame Frequency (Spec.)	Display Y Size	Frame Frequency (Measured)	SCLK Freq. (MHz)
		16	120 Hz	1			16	210 Hz	1
0	60 H-	32	60 Hz	1	3	105 Hz	32	105 Hz	1
U	60 Hz	36	53 Hz	1	3	103 П2	36	93 Hz	1
		40	48 Hz	1			40	84 Hz	1
		16	150 Hz	1			16	240 Hz	1
1	75 Hz	32	75 Hz	1	4	120 Hz	32	120 Hz	1
1	/3 HZ	36	67 Hz	1	7	120 112	36	107 Hz	1
		40	60 Hz	1			40	96 Hz	1
		16	180 Hz	1			16	270 Hz	1
2	90 Hz	32	90 Hz	1	5,6,7	135 Hz	32	135 Hz	1
	90 HZ	36	80 Hz	1	3,0,7	133 HZ	36	120 Hz	1
		40	72 Hz	1			40	108 Hz	1



\*1) FO = '1'

In this cases [Display Y Size = 16], [Display Y Size = 32]

frame frequency is same value.

For Example : { F[2:0] = 010b, Display Y Size = 32 } => Frame Frequency is 90Hz. : F[2:0] = 010b, Display Y Size = 16 } => Frame Frequency is 90Hz. : F[2:0] = 0.5MHz

\* Note : " $0 < [Display Y Size] \le 16$ "  $\rightarrow [Freq(SCLK) = 0.5MHz]$ 

Example 2) FO = '1'


F[2:0]	Frame Frequency (Spec.)	Display Y Size	Frame Frequency (Measured)	SCLK Freq. (MHz)	F[2:0]	Frame Frequency (Spec.)	Display Y Size	Frame Frequency (Measured)	SCLK Freq. (MHz)
		16	60 Hz	0.5			16	105 Hz	0.5
0	60 Hz	32	60 Hz	1	3	105 Hz	32	105 Hz	1
	оо пх	36	53 Hz	1	3	103 пz	36	93 Hz	1
		40	48 Hz	1			40	84 Hz	1
		16	75 Hz	0.5			16	120 Hz	0.5
1	75 Hz	32	75 Hz	1	4	120 Hz	32	120 Hz	1
1	/3 HZ	36	67 Hz	1	4	120 HZ	36	107 Hz	1
		40	60 Hz	1			40	96 Hz	1
		16	90 Hz	0.5			16	135 Hz	0.5
2	90 Hz	32	90 Hz	1	5 6 7	135 Hz	32	135 Hz	1
	90 HZ	36	80 Hz	1	5,6,7	133 HZ	36	120 Hz	1
		40	72 Hz	1			40	108 Hz	1




#### 1.5. Graphics Memory Writing Direction

INSTRUCTION		Comn	nand				Pa	rame	eter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Default
WriteDirection	W	L	1Dh	W	Н	-	-	-	-	D3	VH	D1	D0	D1:D0=0 Right, Down D1:D0=1 Left, Down D1:D0=2 Right, Up D1:D0=3 Left, Up VH=0 Horizontal Direction VH=1 Vertical Direction	00h

- D3=0: Memory Data [ D7=Pixel1, D6=Pixel2, D5=Pixel3, D4=Pixel4, D3=Pixel5, D2=Pixel6, D1=Pixel7, D0=Pixel8 ]
- D3=1: Memory Data [ D7=Pixel8, D6=Pixel7, D5=Pixel6, D4=Pixel5, D3=Pixel4, D2=Pixel3, D1=Pixel2, D0=Pixel1 ]








#### 1.6. Display Direction


INSTRUCTION		Comn	nand				Par	rame	eter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0	Parameter Derinition	Deraun
DispDirection	W	L	09h	W	Н	-	-	-	-	-	-	D1	D0	-	00h


- Display Direction Set command.
- This command change scan direction of Row.

D1	D0	Column	Low
0	0	$Min X \Rightarrow Max X$	$Min Y \Rightarrow Max Y$
1	0	$Min X \Rightarrow Max X$	$Max Y \Rightarrow Min Y$

- In "D1=1", display all memory area regardless display size.









#### 1.7. Display Size

INCEDITORION		Comn	nand				Pa	rame	ter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Derauit
DionCinoV	W		30h	W	Н	-	XS6	XS5	XS4	XS3	XS2	XS1	XS0	Column Start Output	00h
DispSizeX	W	L	300	W	Н	-	XE6	XE5	XE4	XE3	XE2	XE1	XE0	Column End Output	7Fh
DiGiV	***		201	W	Н	-	-	YS5	YS4	YS3	YS2	YS1	YS0	Row Start Output	00h
DispSizeY	W	L	32h	w	Н	-	-	YE5	YE4	YE3	YE2	YE1	YE0	Row End Output	27h

- Setting Row and Column Outputs Range.

XS6-XS0: The Start of Column Outputs (Range: 00h-7Fh) (Default 00h)

Setting Value = Pixel number -1

XE6-XE0: The End of Column Outputs (Range: 00h-7Fh) (Default 7Fh)

Setting Value = Pixel number -1

"XE < XS" is inhibited.

YS5-YS0: The Start of Row Outputs (Range: 00h-27h) (Default 00h)

Setting Value = Pixel number -1


YE5-YE0: The End of Row Outputs (Range: 00h-27h) (Default 27h)

Setting Value = Pixel number -1

"YE < YS" is inhibited

\* Notice1: The outputs out of setting range, set Pre-charge level(Column) and VCC\_R (Row).

\* Notice2: Screen Saver Area is moved in all memory Size.



#### 1.8. Display Start

- This command sets the memory reading start address.

INSTRUCTION		Comn	nand				Pa	rame	ter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Deraun
XDispStart	W	L	38h	W	Н	-	DX6	DX5	DX4	DX:	BDX2	DX1	DX0	Column Display Start Address	00h
YDispStart	w	L	39h	w	Н	-	-	DY5	DY4	DY:	BDY2	DY1	DY0	Row Display Start Address	00h

- DX6-DX0 : X axis Reading Start address (Range: 00h ~ 7Fh)

- DY5-DY0 : Y axis Reading Start address(Range : 00h ~ 27h)



#### 2. Read / Write command

# 2.1. Data Reading/Writing Box


INCTRICTION		Comn	nand				Par	rame	ter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0	Parameter Definition	Default
XBoxAdrrSTART	W	L	34h	W	Н	-	-	-	-	XS3	XS2	XS1	XS0	Read/Write Box Column Start Address	00h
XBoxAdrrEND	W	L	35h	W	Н	-	-	-	-	XE3	XE2	XE1	XE0	Read/Write Box Column End Address	0Fh
YBoxAdrrSTART	W	L	36h	W	Н	-	-	YS5	YS4	YS3	YS2	YS1	YS0	Read/Write Box Row Start Address	00h
YBoxAdrrEnd	w	L	37h	W	Н	-	-	YE5	YE4	YE3	YE2	YE1	YE0	Read/Write Box Row End Address	27h

- XS3-XS0: X axis Reading/Writing Start Point (Range: 00h ~ 0Fh)
- XE3-XE0 : X axis Reading/Writing End Point (Range : 00h ~ 0Fh)
- "XE < XS" is inhibited.
- YS5-YS0 : Y axis Reading/Writing Start Point (Range: 00h ~ 27h)
- YE5-YE0 : Y axis Reading/Writing End Point (Range : 00h ~ 27h)
- "YE < YS" is inhibited.
- After this command executes, writing address is set like under table.

Writing Direction Mode	X address	Y address
00	XS	YS
01	XE	YS
10	XS	YE
11	XE	YE

\*NOTE : See Writing Direction Set Command.

# **Data Writing BOX**



Ver. 2.0 / Dec. 2008



#### 2.2. Dot matrix Display Data Read / Write

INSTRUCTION		Comn	nand				Pa	rame	ter					Dominion Definition	D - f 14		
	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0	Parameter Definition	Default		
				W	Н	D7	D6	D5	D4	D3	D2	D1	D0	1 Parameter	-		
DataRW(Write)	W	L	08h	:	:	:	:	:	:	:	:	:	:	:	-		
				W	Н	D7	D6	D5	D4	D3	D2	D1	D0	DO			
				R	Н	D7	D6	D5	D4	D3	D2	D1	D0	1 Parameter	-		
DataRW(Read)	W	L	08h	:	:	:	:	:	:	:	:	:	:	:	-		
				R	Н	D7	D6	D5	D4	D3	D2	D1	D0	n Parameter	-		

- In the area out of reading / writing-box , this command can't write data.
- Address auto increment acceding to WriteDirection setting direction.
- When memory address increment/decrement is reached at the end of reading / writing-box memory write finish.
- If you read/write again, re-inter "DataRW" command and address is returned start point.

#### Data Write Sequence

Seq	RW	A0	DATA BUS
1.	W	L	RataRW(08h)
2.	W	Н	Write 1st Parameter
3.	W	Н	Write 2 <sup>nd</sup> Parameter
:	W	Н	:
N+1	W	Н	Write nth Parameter

#### Data Read Sequence

Seq	RW	A0	DATA BUS
1.	W	L	RataRW(08h)
2.	R	Н	Dummy Read
3.	R	Н	Read 1st Parameter
4.	R	Н	Read 2 <sup>nd</sup> Parameter
:	R	Н	:
N+2	R	Н	Read nth Parameter

Ver. 2.0 / Dec. 2008



# 2.3. Register Read

INSTRUCTION		Comn	nand				Pai	rame	eter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Default
				R	Н	D7	D6	D5	D4	D3	D2	D1	D0	1st parameter	
READREG	W	L	20h	:	:	:	:	:	:	:	:	:	:	:	-
	ı			R	Н	D7	D6	D5	D4	D3	D2	D1	D0	Nst parameter	-

# Read out all register

Order	Register
1	DDISP_ON/OFF
2	DSTBY_ON/OFF
3	DispSize XS
4	DispSize XE
5	DispSize YS
6	DispSize YE
7	ScanMode
8	SleepStart
9	S_Start/Stop

#### 3. Driver Setting command

# 3.1. Peak Pulse Width Set

INSTRUCTION		Comn	nand				Par	rame	eter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0	Parameter Definition	Delault
PaekWidth	w	L	10h	W	Н	-	-	-	D4	D3	D2	D1	D0	Peak Pulse Width Set D=Width (0-31 SCLK)	05h

#### Parameter Definition (DCLK Unit)

D[4:0]	Peak Pulse Width (Default 5SCLK) *1)
0	0 SCLK
1	1 SCLK
· ·	:
1Eh	30 SCLK
1Fh	31 SCLK

\*1) If conditions is

[(  $0 < Display Y Size \le 16$  ) & ( DFRAME(FO) = 1)]

SCLK Frequency: 0.5MHz

else

SCLK Frequency: 1.0MHz.

Refer to "Dot Matrix Frame Rate(DFRAME)"

Ver. 2.0 / Dec. 2008



#### 3.2. Peak Pulse Delay Set

INSTRUCTION		Comn	nand				Par	rame	ter					Parameter Definition	Default	
	INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Delault
Ī	PeakDelay	W	L	16h	w	Н	-	-	-	-	D3	D2	D1	D0	D=Delay(0-7SCLK)	00h

# - Parameter Definition (DCLK Unit)

D[3:0]	Peak Pulse Delay (Default 0SCLK) *1)
Oh	0 SCLK
1h	1 SCLK
:	:
Eh	14 SCLK
Fh	15 SCLK

\*1) If conditions is

[(  $0 < \text{Display Y Size} \le 16$  ) & ( DFRAME(FO) = 1)]

SCLK Frequency: 0.5MHz

else

SCLK Frequency : 1.0MHz.

Refer to "Dot Matrix Frame Rate(DFRAME)"

#### 3.3. Dot Matrix Current Level Set

INCTRICTION		Comn	nand				Pa	rame	ter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		
DotCurrent	w	L	12h	w	Н	17	16	15	I4	13	12	I1	10	0 – 255μA, 1uA step	00h

#### - Parameter Definition (1 uA Step)

I[7:0]	Output Current (Default 0uA)
00h	0 uA
01h	1 uA
:	:
FEh	254 uA
FFh	255 uA



#### 3.4. Pre-Charge Width Set

INSTRUCTION	nand				Pa	rame	ter					Parameter Definition	Default		
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Derauit
PreC_Width	W	L	18h	W	Н	-	-	-	T4	Т3	T2	T1	T0	D=0:0-31DCLK	08h

# - Parameter Definition (DCLK Unit)

T[4:0]	Pre-Charge Pulse Width (Default 8 SCLK) *1)
Oh	0 SCLK
1h	1 SCLK
:	:
1Eh	30 SCLK
1Fh	31 SCLK

\*1) If conditions is

[(  $0 < Display Y Size \le 16$  ) & ( DFRAME(FO) = 1)]

SCLK Frequency: 0.5MHz

else

 $SCLK\ Frequency: 1.0 MHz.$ 

Refer to "Dot Matrix Frame Rate(DFRAME)"

#### 3.5. Pre-Charge Mode Select


INCTRLICTION		Comn	nand				Par	rame	eter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Default
PreC_Select	w	L	44h	w	Н	-	-	-	-	-	=	D1	D0	-	02h

# - D1 and D0 used for Pre-Charge and Peak boot Selection Mode.

D1	D0	Pre-Charge	Peak Boot
1	0	Every Time (Default)	Every Time (Default)



#### 3.6. Row Overlap Set



Peak Delay Period

INSTRUCTION		Comn	nand	Parameter										Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0	Parameter Definition	Delault
Row_Overlap	W	L	48h	W	Н	-	-	-	-	-	-	R01	R00	Row overlap Timing	0h

#### - Row VCC\_R timing setting Table.

RO1	RO0	All Row VCC_R Time
0	0	None (Default)
0	1	Pre-Charge Timing
1	0	Pre-Charge + Peak Delay Timing
1	1	Pre-Charge + Peak Delay + Peak boot Timing

#### 3.7. Row SCAN

INSTRUCTION		Comn	nand				Paı	ame	ter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Default
RowScan	W	L	17h	W	Н	-	-	1	-	-	-	1	D0	0:Row Scan 1: VSS	00h

- Parameter Definition

D="0" normal Scan.

D="1" All Row are in VSS.

#### 3.8. Row Scan Sequence Setting

INSTRUCTION		Comn	nand	Parameter										Domomoton Dofinition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0	Parameter Definition	Default
ScanMode	W	L	13h	W	Н	-	-	-	-	-	-	D1	D0	Row Scan Mode	0h

D[1:0]	SCAN Mode
0	SCAN Mode
1	Mode 2 : sequential scan mode.
2	Mode 3 : simultaneous scan mode.(half period)

D[1:0]	DispDirection	
0	0	R0,R1,R2,,R37,R38,R39,R0,R1,R2,
0	2	R39,R38,R37,,R2,R1,R0,R39,R38,R37,
	0	R0,R2,R36,R38,R1,R3,R37,R39,R0
1	2	R39,R37,R3,R1,R38,R36,R2,R0,R39
2	0	R0,R2R38,R0,R2 R1,R3R39,R1,R3
2	2	R39,R37R1,R39,R37 R38,R36R0,R38,R36

NOTE: DispDirection is 1.6

- In Mode 3, maximum Row number is 20 line at Display Size setting.

Conditions : [{  $0 \le DispSizeY(YS) < 20$ } and { $0 \le DispSizeY(YE) < 20$ } ] **or** [{  $20 \le DispSizeY(YS) < 40$ } ] and { $20 \le DispSizeY(YE) < 40$ } ]



#### 3.9. Data Reverse

INCTRICTION		Comn	nand				Pai	rame	eter					Parameter Definition	Default
INSTRUCTION	STRUCTION WR A0 D[7:0]					D7	D6	D5	D4	D3	D2	D1	D0		Deraun
Data_Reverse	W	L	1Ch	w	Н	-	-	-	-	-	RV	D1	D0	Data Reverse	0h

D=0h

When RV ="1" : (Data **EXOR** "FFh")

When RV ="0": Memory Data ⇒ Output Data D=1h: All Output Data are "L".

D=2h: All Output Data are "H".

#### 4. Others

#### 4.1. IC Test

This command is only used IC test. Don't use this command

INSTRUCTION		Comn	nand				Par	rame	eter					Parameter Definition	Default
INSTRUCTION	WR	A0	D[7:0]	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0		Delault
				W	Н	D7	D6	D5	D4	D3	D2	D1	D0	1st parameter	
TESTCNT1	w	L	F0h-FFh	:	:	:	:	:	:	:	:	:	:	:	-
				W	Н	D7	D6	D5	D4	D3	D2	D1	D0	Nst parameter	-



# 5. Optional Command

#### 5.1. IC Test Command

♦ This command is only used IC test. Don't use this command.

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
TESTCNT0	W	L		3	3			I	E		

# 5.2. Set Internal Regulator for Row Scan (0x3Fh)

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
VCC_R_SEL	W	L			3	3		I	7		
Parameter	W	Н				EN				D0	00h

<sup>&</sup>quot;EN" = "1" => Internal regulator enable

<sup>\*</sup> VCC\_R pin must be connected to the external voltage source or VCC\_C.

D[0]	VCC_R
0	VCC_C ×0.8
1	VCC_C ×0.7


<sup>&</sup>quot;EN" = "0" => Internal regulator disable



# 5.3. AGING Mode Set (3Ch)

INSTRUCTION	WR	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
AGING-EN	W	L		3	3			(	C		
Parameer	W	Н	-	-	-	-	-	-	-	P0	00h

- If P0 = 0, then AGING Mode is disable.
- If P0 = 1, then AGING Mode is enable.
- This command is used only for aging test mode.
- If P0 = 1, then column state is always forced to the data drive period regardless of the driving conditions.



Ver. 2.0 / Dec. 2008 45



# 5.4. Set XTALK Enable (0x3Ah)

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
XTALK_EN	W	L			3	3		A	4		
Parameter	W	Н								EN	00h

<sup>-</sup> If EN = 0, then X-talk function is disable.

# 5.5. Dot X-talk Ref. Setting (0x3Bh)

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
XTALK_Ref	W	L			3	3		1	3		
Parameter0	W	Н	-	D6	D5	D4	D3	D2	D1	D0	00h
Parameter1	W	Н	-	D6	D5	D4	D3	D2	D1	D0	00h
Parameter2	W	Н	-	D6	D5	D4	D3	D2	D1	D0	00h
Parameter29	W	Н	-	D6	D5	D4	D3	D2	D1	D0	00h
Parameter30	W	Н	-	D6	D5	D4	D3	D2	D1	D0	00h
Parameter31	W	Н	-	D6	D5	D4	D3	D2	D1	D0	00h

Ver. 2.0 / Dec. 2008 46

<sup>-</sup> If EN = 1, then X-talk function is enable.



# 5.5. Set VDD Selection (0x3Dh)

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
VDD_SEL	W	L			3	3		I	)		
Parameter	W	Н								D0	00h

<sup>-</sup> If VDD = 2.8V, D0 = 0 - If VDD = 1.8V, D0 = 1



#### 6. Screen Saver Command

#### 6.1. S\_SleepTimer

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
S_SleepTimer	W	L		(	C				)		
Parameter	W	Н	Т7	Т6	Т5	T4	Т3	T2	T1	T0	00h

♦ S\_StepTimer setting Time period 0-255sec. \*1)

\*1) Conditions: [ 1.4. Dot Matrix Frame Rate. FO="1" ] and [ Display\_Y\_Size ≤ 16 ] S\_StepTimer setting Time period 0-510sec. ( Step Unit : 2sec )

#### 6.2. S\_SleepStart

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
S_SleepStart	W	L		(	C			2	2		
Parameter	W	Н	-	-	-	-	-	-	-	P0	00h

♦ This command stop screen saver and display off after setting time will gone.

P0 = "0": Sleep Stop.(Default)

P0 = "1" : Sleep Start.

♦ S\_SleepStart is execute the follows after setting time will gone.

 $S_SaverStop (SS = 0h)$ 

 $S_SleepStart (P0 = 0h)$ 

DDIPS\_OFF (P0 = 0h)

#### 6.3. S\_StepTimer

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
S_StepTimer	W	L		(	C			3	3		
Parameter	W	Н	Т7	Т6	Т5	T4	Т3	T2	T1	T0	00h

♦ Screen Saver event timer setting

T[7:0]: 0~255

#### 6.4. S\_StepUnit

Instruction	W/R	A0	D7	D6	D5	D4	D3	D2	D1	D0	Default
S_StepUnit	W	L		(	C			4	ı		
Parameter	W	Н	-	1	1	-	-	1	S1	SO	00h

#### ♦ Parameter Definition

Conditions : [ 1.4. Dot Matrix Frame Rate. FO="0" ] or [ Display\_Y\_Size > 16 ]

S=0 : Timer Stop (Default)

S=1 : 1ms Unit S=2 : 0.1s Unit ♦ Parameter Definition

Conditions : [ 1.4. Dot Matrix Frame Rate. FO="1" ] and [ Display\_Y\_Size ≤ 16 ]

S=0 : Timer Stop (Default)


S=1 : 2ms Unit S=2 : 0.2s Unit



# 6.5. S\_Condition

Instruction	W/R	A0	D7 D6 D5 D4			D3 D2 D1 D0				Default	
S_Condition	W	L	C					(	C		
Parameter	W	Н	-			-	-	-	R	L	00h

♦ RL: Direction (Default = 0h)



# 6.6. S\_Saver Start/Stop

Instruction	W/R	A0	D7 D6 D5 D4		D4	D3 D2 D1 D			D0	Default	
S_Start/Stop	W	L	C					I	)		
Parameter	W	Н	-			-	-			SS	00h

SS="0": Screen Saver Stop (Default)

SS="1": Screen Saver Start

#### 6.7. Screen Saver Mode

Instruction	W/R	A0	D7 D6 D5		D5	D4	D3	D2	D2 D1		Default
S_Select	W	L	С					I	Ξ		
Parameter	W	Н	-	-   -		-	S3	S2	S1	SO	02h

S[3:0]	Screen Saver Mode
0	-
1	-
2	S_MultiScroll
3	-
4	-
5	-
6	-
7	-
8	-



# 6.8. S\_MultiScroll

♦ Up Down Right Left Scroll.

Time Step	Move Step	Box	LO
Moving by One pixel	1 pixel fixed	No relation	No relation

R	L	Meaning
1	0	Right Scroll
0	1	Left Scroll

Ver. 2.0 / Dec. 2008 50



# I/O INTERFACE PIN MAP (TBD)

PAD#	NAME
1	VSS
2	VCC_R
3	VCC_C
4	IREF
5	VDD
6	VSS
7	RSTB
8	WRB
9	RDB
10	CSB
11	A0
12	D<7>
13	D<6>
14	D<5>
15	D<4>
16	D<3>
17	D<2>
18	D<1>
19	D<0>
20	PS
21	C80
22	EXT_CLK
23	IXS
24	ID2
25	ID1
26	ID0
27	F_SYNC
28	PRE
29	VCC_C
30	VSS



# \* Command Register

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default
01h	SOFTRES	-	-	-	-	-	-	-	-	-
02h	DDISPON/OFF	-	-	1	-	-	-	-	D0	00h
08h	DataRW	D7	D6	D5	D4	D3	D2	D1	D0	-
09h	DispDirection	-	-	-	-	-	-	D1	D0	00h
0Dh	IFMODE	-	-	-	-	-	-	D1	D0	00h
10h	PeakWidth	-	-	-	D4	D3	D2	D1	D0	05h
12h	DotCurrent	D7	D6	D5	D4	D3	D2	D1	D0	00h
13h	ScanMode	-	-	-	-	-	-	D1	D0	00h
14h	DSTBYON/OFF	-	-	-	-	-	-	-	D0	01h
16h	PeakDelay	-	-	-	-	-	D2	D1	D0	00h
17h	RowScan	-	-	-	-	-	-	-	D0	00h
18h	PreCWidth	-	-	-	D4	D3	D2	D1	D0	08h
1Ah	DFRAME	-	-	F0	M1	M0	F2	F1	F0	02h
1Ch	DataReverse	-	-	-	-	-	RV	D1	D0	00h
1Dh	WriteDirection	-	-	-	-	D3	VH	D1	D0	00h
20h	READREG	D7	D6	D5	D4	D3	D2	D1	D0	-
		-	XS6	XS5	XS4	XS3	XS2	XS1	XS0	00h
30h	DispSizeX	-	XE6	XE5	XE4	XE3	XE2	XE1	XE0	7Fh
		-	-	YS5	YS4	YS3	YS2	YS1	YS0	00h
32h	DispSizeY	-	-	YE5	YE4	YE3	YE2	YE1	YE0	27h
34h	XBoxAdrS	-	-	-	-	XS3	XS2	XS1	XS0	00h
35h	XBoxAdrE	-	-	-	-	XE3	XE2	XE1	XE0	0Fh
36h	YBoxAdrS	-	-	YS5	YS4	YS3	YS2	YS1	YS0	00h
37h	YBoxAdrE	-	-	YE5	YE4	YE3	YE2	YE1	YE0	27h
38h	XDispStart	-	DX6	DX5	DX4	DX3	DX2	DX1	DX0	00h
39h	YDispStart	-	-	DY5	DY4	DY3	DY2	DY1	DY0	00h
3Ah	XTALK_EN	-	-	-	-	-	-	-	EN	00h
3Bh	XTALK_REF	-	D6	D5	D4	D3	D2	D1	D0	00h
3Ch	AGING_EN	-	-	-	-	-	-	-	P0	00h
3Dh	VDD_SEL	-	-	-	-	-	-	-	D0	00h
3Fh	VCC_R_SEL	-	-	-	EN	-	-	-	D0	00h
44h	PreC_Select	-	-	-	-	-	-	D1	D0	02h
48h	RowOverlap	-	-	-	-	-	-	RO1	RO0	00h
F0h~FFh	TESTCNT1	D7	D6	D5	D4	D3	D2	D1	D0	-



# \* Command Register

Address	Register Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default
C0h	S_SleepTimer	T7	Т6	T5	T4	Т3	T2	T1	Т0	00h
C2h	S_SleepStart	-	-	-	-	-	-	-	P0	00h
C3h	S_StepTimer	T7	Т6	T5	T4	Т3	T2	T1	ТО	00h
C4h	S_StepUnit	-	-	-	-	-	-	S1	S0	00h
CCh	S_Condition	-	-	-	-	U	D	R	L	00h
CDh	S_Start/Stop	-	-	-	-	-	-	-	SS	00h
CEh	S_Select	-	-	-	-	S3	S2	S1	S0	00h
3Eh	TESTCNT0	D7	D6	D5	D4	D3	D2	D1	D0	-
F0h~FFh	TESTCNT1	D7	D6	D5	D4	D3	D2	D1	D0	-