# Debugging your Project

Digital System Design

2019

Professor Jonathan H. Manton

## Introduction


- The workshops already taught you how to write a test bench and debug your code using ModelSim
  - This short note is to remind you what you learnt
- You can complete essentially the whole project (e.g., at home) without using the DE1-SoC board by using ModelSim
- Write your test bench first, then write the Verilog code
  - Repeat for each stage of the project


### Test Bench Demo

Create a New Verilog file in Quartus and save as testStage4.v

```
module testStage4;
reg signed [7:0] x;
reg enable;
                                       You write this module in Stage 4 of Project 1
wire [6:0] H3, H2, H1, H0;
Disp2cNum DUT(.x(x), .enable(enable), .H3(H3), .H2(H2), .H1(H1), .H0(H0));
              initial begin
                                                                             How do we decide what values to
                                                    x = 12:
               enable = 0:
                                                    #1
                                                                             use to test the Disp2cNum module?
               x = 0:
                                                    x = -12:
               #1
                                                    #1
               enable = 1;
                                                    x = 123;
                                                                             Cannot end with a delay or ModelSim
               #1
                                                    #1
                                                                             is unhappy, so add $stop;
                                                    x = -123;
               x = 5:
               #1
                                                    #1
               x = -5:
                                                    $stop;
                                                                                     A $finish; would cause
                                                   end
               #1
                                                                                     ModelSim to exit!
                                                  endmodule
```


- Select "ModelSim-Altera" for the simulation tool
  - And "Verilog HDL" as the format





Alternatively, could have selected ModelSim-Altera and Verilog here

Click on Test Benches...




Click on New...

**Enter Test bench name** 


Click on ... then select testStage4.v

Click on Add to add it ———

End result is this



#### In Quartus, select Tools > Run Simulation Tool > RTL Simulation




Quartus calls ModelSim for you

Check that compilation is successful

Automatically running simulation

Reached \$stop statement

The waves have already been added to the Wave window for us. (Need to "zoom full" and adjust the grid units if you wish to recreate this figure exactly.)




## Options for Checking

- 1. Look up the correct 7-segment values and manually check
- 2. Look up the correct 7-segment values and automatically check
- 3. Write a function or module that decodes the 7-segment value, then check the decoded digits are correct
- 4. Ask ModelSim to display the signals being passed to the 7-segment encoder module


End Simulation (because we cannot add new waveforms and see the result without going back to the start) [Or use Restart..., or we could have had a test bench that runs forever.]


From the Library pane, double-click on work > testStage 4

Expand DUT, and see dd0, dd1, dd2, dd3




Right-click and select Add Wave In the Wave pane, you can add Dividers to make things look a bit nicer...






And then click here to get rid of the "path" in front of the variable names (if you think it looks nicer)

Simply click on "Run -All" (then click on Zoom Full). Might be useful for debugging!



Now go back (end simulation; double-click on work > testStage 4) and this time, right-click on the converter module under each dd module and select Add Wave, then Run -All.



Change radix to decimal for "bin"

Change colour of certain waveforms

Check "bin", "neg" and "enable" are correct

# How to Debug?

- Ultimately, like driving a car
  - Practice!
- Add every relevant variable then look at waveforms
  - RTL can help tell you relevant variables
    - Filter on source and destination
- Use "watch", "breakpoint", "single-step" features of ModelSim
  - Allows you to go line by line through the Verilog code
- (Debugging is a generic skill; if you are good at debugging C code then you are likely going to be good at debugging Verilog code.)