Computer Systems Principles

x86-64 Assembly (Part 2)



Objectives

x86-64 Assembly Language

- To learn about condition codes
- To learn about conditional branches
- To learn about loop

CONDITION CODES

Single bit registers

```
—CF Carry Flag (for unsigned) SF Sign Flag (for signed)
```

Single bit registers

```
—CF Carry Flag (for unsigned) SF Sign Flag (for signed)
```

Single bit registers

```
—CF Carry Flag (for unsigned) SF Sign Flag (for signed)
```

Single bit registers

```
—CF Carry Flag (for unsigned) SF Sign Flag (for signed)
```

Single bit registers

```
-CF Carry Flag (for unsigned)-ZF Zero FlagOF Overflow Flag (for signed)
```

Implicitly set (think of it as side effect) by arithmetic operations

```
Example: addq Src,Dest ↔ t = a+b

CF set if (unsigned)t < (unsigned)a (unsigned overflow)

ZF set if t == 0

SF set if t < 0 (as signed)

OF set if two's-complement (signed) overflow

(a>0 && b>0 && t<0) || (a<0 && b<0 && t>=0)
```

Single bit registers

```
-CF Carry Flag (for unsigned)-ZF Zero FlagOF Overflow Flag (for signed)
```

Implicitly set (think of it as side effect) by arithmetic operations

```
Example: addq Src,Dest ↔ t = a+b

CF set if (unsigned)t < (unsigned)a (unsigned overflow)

ZF set if t == 0

SF set if t < 0 (as signed)

OF set if two's-complement (signed) overflow

(a>0 && b>0 && t<0) || (a<0 && b<0 && t>=0)
```

Not set by leaq instruction

Single bit registers

```
-CF Carry Flag (for unsigned)-ZF Zero FlagOF Overflow Flag (for signed)
```

Implicitly set (think of it as side effect) by arithmetic operations

```
Example: addq Src,Dest ↔ t = a+b

CF set if (unsigned)t < (unsigned)a (unsigned overflow)

ZF set if t == 0

SF set if t < 0 (as signed)

OF set if two's-complement (signed) overflow

(a>0 && b>0 && t<0) || (a<0 && b<0 && t>=0)
```

- Not set by leaq instruction
- Mostly ignored

Condition Codes (Explicit Setting: Compare)

Explicit Setting by Compare Instruction

—OF set if two's-complement (signed) overflow

```
-cmpq Src2, Src1
-cmpq b, a like computing a-b without setting destination

-CF set if carry out from most significant bit (used for unsigned comparisons)
-ZF set if a == b
-SF set if (a-b) < 0 (as signed)</pre>
```

(a>0 && b<0 && (a-b)<0) || (a<0 && b>0 && (a-b)>0)

Condition Codes (Explicit Setting: Test)

- Explicit Setting by Test instruction
 - -testq Src2, Src1
 - •testq b, a like computing a&b without setting destination
 - -Sets condition codes based on value of Src1 & Src2
 - •ZF set when a&b == 0
 - •SF set when a&b < 0

Condition Codes (Explicit Setting: Test)

- Explicit Setting by Test instruction
 - -testq Src2, Src1
 - •testq b, a like computing a&b without setting destination
 - -Sets condition codes based on value of Src1 & Src2
 - •ZF set when a&b == 0
 - •SF set when a&b < 0
 - -Useful to have one of the operands be a mask

Condition Codes (Explicit Setting: Test)

- Explicit Setting by Test instruction
 - -testq Src2, Src1
 - •testq b, a like computing a&b without setting destination
 - -Sets condition codes based on value of Src1 & Src2
 - •ZF set when a&b == 0
 - •SF set when a&b < 0
 - -Useful to have one of the operands be a mask
 - -Typical use: the same operand is repeated
 - •Example: testq %rax, %rax

SetX Instructions

x86-64 Integer Registers

%rax %al	%r8	%r8b
%rbx %bl	%r9	%r9b
%rcx %cl	%r10	%r10b
%rdx %dl	%r11	%r11b
%rsi	%r12	%r12b
%rdi	%r13	%r13b
%rsp %spl	%r14	%r14b
%rbp	%r15	%r15b

setx does not alter remaining 7 bytes

SetX Instructions

SetX	Condition	Description
sete	ZF	Equal / Zero
setne	~ZF	Not Equal / Not Zero
sets	SF	Negative
setns	~SF	Nonnegative
setg	~(SF^OF)&~ZF	Greater (Signed)
setge	~(SF^OF)	Greater or Equal (Signed)
setl	(SF^OF)	Less (Signed)
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)
setb	CF	Below (unsigned)

CMP S1, S2

cmpb: compare

cmpw: compar

cmpl: compare

cmpq: compare 4

ades

mov S, D

movb: mov byte

movw: mov y

movl: mov lor

movq: mov

add S, D

addb: add byte

addw: add word

addl. add long word

SetX	Condition	addi. add folig word
sete	ZF	
setne	~ZF	Not L
sets	SF	Negative
setns	~SF	Nonnegative
setg	~(SF^OF)&~ZF	Greater (Signed)
setge	~ (SF^OF)	Greater or Equal (Signed)
setl	(SF^OF)	Less (Signed)
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)
setb	CF	Below (unsigned)

CMP S1, S2

cmpb: compare cmpw: compar

cmpl: compare

cmpq: compare 4

ades

mov S, D

movb: mov byte

movw: mov y

movl: mov lor

movq: mov

add S, D

addb: add byte

addw: add word

addl. add long word

SetX	Condition	addi. add folig word
sete	ZF	adaq. daa qaas wara
setne	~ZF	Not L
sets	SF	Negative
setns	~SF	Nonnegative
setg	~(SF^OF)&~ZF	Greater (Signed)
setge	~(SF^OF)	Greater or Equal (Signed)
setl	(SF^OF)	Less (Signed)
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)
setb	CF	Below (unsigned)

SetX Instructions

SetX	Condition	Description
sete	ZF	Equal / Zero
setne	~ZF	Not Equal / Not Zero
sets	SF	Negative
setns	~SF	Nonnegative
setg	~(SF^OF)&~ZF	Greater (Signed)
setge	~(SF^OF)	Greater or Equal (Signed)
setl	(SF^OF)	Less (Signed)
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)
setb	CF	Below (unsigned)

SetX Instructions

SetX	Condition	Description
sete	ZF	Equal / Zero
setne	~ZF	Not Equal / Not Zero
sets	SF	Negative
setns	~SF	Nonnegative
setg	~(SF^OF)&~ZF	Greater (Signed)
setge	~(SF^OF)	Greater or Equal (Signed)
setl	(SF^OF)	Less (Signed)
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)
setb	CF	Below (unsigned)

SetX Instructions

SetX	Condition	Description
sete	ZF	Equal / Zero
setne	~ZF	Not Equal / Not Zero
sets	SF	Negative
setns	~SF	Nonnegative
setg	~(SF^OF)&~ZF	Greater (Signed)
setge	~(SF^OF)	Greater or Equal (Signed)
setl	(SF^OF)	Less (Signed)
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)
setb	CF	Below (unsigned)

SetX Instructions

SetX	Condition	Description
sete	ZF	Equal / Zero
setne	~ZF	Not Equal / Not Zero
sets	SF	Negative
setns	~SF	Nonnegative
setg	~(SF^OF)&~ZF	Greater (Signed)
setge	~(SF^OF)	Greater or Equal (Signed)
setl	(SF^OF)	Less (Signed)
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)
setb	CF	Below (unsigned)

```
int gt (long x, long y)
{
  return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # Compare x:y
setg %al # Set when >
movzbl %al, %eax # Zero rest of %rax
ret
```



```
int gt (long x, long y)
{
  return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # Compare x:y
setg %al # Set when >
movzbl %al, %eax # Zero rest of %rax
ret
```



```
int gt (long x, long y)
{
  return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # Compare x:y
setg %al # Set when >
movzbl %al, %eax # Zero rest of %rax
ret
```

```
%rax %eax %ax %al
```

```
int gt (long x, long y)
{
  return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # Compare x:y
setg %al # Set when >
movzbl %al, %eax # Zero rest of %rax
ret
```

Does not alter remaining bytes



```
int gt (long x, long y)
{
  return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # Compare x:y
setg %al # Set when >
movzbl %al, %eax # Zero rest of %rax
ret
```

- Does not alter remaining bytes
- Typically use movzbl to finish job



```
int gt (long x, long y)
{
  return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # Compare x:y
setg %al # Set when >
movzbl %al, %eax # Zero rest of %rax
ret
```

- Does not alter remaining bytes
- Typically use movzbl to finish job



```
int gt (long x, long y)
{
  return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # Compare x:y
setg %al # Set when >
movzbl %al, %eax # Zero rest of %rax
ret
```

- Does not alter remaining bytes
- Typically use movzbl to finish job
- 32-bit instruction result also set upper 32 bits to 0



```
int gt (long x, long y)
{
  return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # Compare x:y
setg %al # Set when >
movzbl %al, %eax # Zero rest of %rax
ret
```

- Does not alter remaining bytes
- Typically use movzbl to finish job
- 32-bit instruction result also set upper 32 bits to 0
- Pattern: cmp + set + movz



iClicker question

```
For the C Code
int comp(data_t a, data_t b) {
  return a COMP b;
the compiler generate this instruction sequence
cmpl %esi, %edi
setl %al
Suppose a is in some portion of %rdi while b is in some portion
of %rsi. What is the size of data type data_t and which is
comparison COMP?
A. 32-bit, > B. 16-bit, < C. 32-bit, <
                                                   D. 16-bit, >
```

iClicker question

```
For the C Code
int comp(data_t a, data_t b) {
  return a COMP b;
the compiler generate this instruction sequence
cmpl %esi, %edi
setl %al
Suppose a is in some portion of %rdi while b is in some portion
of %rsi. What is the size of data type data_t and which is
comparison COMP? Sol: C
A. 32-bit, > B. 16-bit, < C. 32-bit, < D. 16-bit, >
```

CONDITIONAL BRANCHES

Jumping

• jX Instructions

Jump to different part of code depending on condition codes

Jumping

• jX Instructions

Jump to different part of code depending on condition codes

jX	Condition	Description
jmp	1	Unconditional
je	ZF	Equal / Zero
jne	~ZF	Not Equal / Not Zero
js	SF	Negative
jns	~SF	Nonnegative
jg	~(SF^OF)&~ZF	Greater (Signed)
jge	~(SF^OF)	Greater or Equal (Signed)
j1	(SF^OF)	Less (Signed)
jle	(SF^OF) ZF	Less or Equal (Signed)
ja	~CF&~ZF	Above (unsigned)
jb	CF	Below (unsigned)

```
cmpq %rsi, %rdi
jle .L2
```

```
cmpq %rsi, %rdi
jle .L2
```

```
cmpq %rsi, %rdi
jle .L2
```



%rdi > %rsi: PC++

```
cmpq %rsi, %rdi
jle .L2

%rdi > %rsi: PC++
%rdi <= %rsi: PC = address-
of(.L2)</pre>
```

Conditional Branch Example

```
long absdiff
  (long x, long y)
{
   long result;
   if (x > y)
      result = x-y;
   else
      result = y-x;
   return result;
}
```

Conditional Branch Example

Generation

```
gcc -Og -S control.c
```

```
long absdiff
  (long x, long y)
{
  long result;
  if (x > y)
    result = x-y;
  else
    result = y-x;
  return result;
}
```

Conditional Branch Example

Generation

```
gcc -Og -S control.c
```

```
long absdiff
  (long x, long y)
{
  long result;
  if (x > y)
    result = x-y;
  else
    result = y-x;
  return result;
}
```

```
absdiff:
    cmpq %rsi, %rdi # x:y
    jle    .L2
    movq %rdi, %rax
    subq %rsi, %rax
    ret
.L2: # x <= y
    movq %rsi, %rax
    subq %rdi, %rax
    ret
    ret</pre>
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2					
t3					
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3					
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	?	jle .L2	cmpq %rsi, %rdi		
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq %rsi, %rax	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi	
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq %rsi, %rax	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi	
t5					

```
absdiff:
            %rsi, %rdi # x:y
   cmpq
   jle
            .L2
            %rdi, %rax
   movq
   subq
            %rsi, %rax
                                        Possibility I: the
   ret
                                      conditional branch is
.L2:
            # x <= y
                                          not taken
            %rsi, %rax
   movq
   subq
            %rdi, %rax
   ret
```

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq %rsi, %rax	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi	
t5					

```
absdiff:
            %rsi, %rdi # x:y
   cmpq
   jle
            .L2
            %rdi, %rax
   movq
   subq
            %rsi, %rax
                                        Possibility II: the
   ret
                                      conditional branch is
.L2:
            # x <= y
                                            taken
            %rsi, %rax
   movq
   subq
            %rdi, %rax
   ret
```

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq 7,7,%rax	movq % 1, %rax	jle .L2	cmpq %rsi, %rdi	
t5					

```
absdiff:
            %rsi, %rdi # x:y
   cmpq
   jle
            .L2
            %rdi, %rax
   movq
   subq
            %rsi, %rax
                                        Possibility II: the
   ret
                                      conditional branch is
.L2:
            # x <= y
                                            taken
            %rsi, %rax
   movq
   subq
            %rdi, %rax
   ret
```

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq %, %rax	movq % 1, %rax	jle .L2	cmpq %rsi, %rdi	
t5				jle .L2	cmpq %rsi, %rdi

```
absdiff:
            %rsi, %rdi # x:y
   cmpq
   jle
            .L2
            %rdi, %rax
   movq
   subq
            %rsi, %rax
                                       Possibility II: the
   ret
                                      conditional branch is
.L2:
            # x <= y
                                           taken
            %rsi, %rax
   movq
   subq
            %rdi, %rax
   ret
```

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq %, %rax	movq % 1, %rax	jle .L2	cmpq %rsi, %rdi	
t5	movq %rsi, %rax			jle .L2	cmpq %rsi, %rdi

```
absdiff:
            %rsi, %rdi # x:y
   cmpq
   jle
            .L2
            %rdi, %rax
   movq
   subq
            %rsi, %rax
                                        Possibility II: the
   ret
                                      conditional branch is
.L2:
            # x <= y
                                            taken
            %rsi, %rax
   movq
   subq
            %rdi, %rax
   ret
```

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq %rsi, %rax	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi	
t5					

```
absdiff:
            %rsi, %rdi # x:y
   cmpq
   jle
            .L2
            %rdi, %rax
   movq
                                         Possibility I: the
   subq
            %rsi, %rax
                                       conditional branch is
   ret
                                         not taken: no
.L2:
            # x <= y
                                            penalty
            %rsi, %rax
   movq
   subq
            %rdi, %rax
   ret
```

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq %, %rax	movq % 1, %rax	jle .L2	cmpq %rsi, %rdi	
t5	movq %rsi, %rax			jle .L2	cmpq %rsi, %rdi

```
absdiff:
             %rsi, %rdi # x:y
   cmpq
   jle
             .L2
                                           Possibility II: the
             %rdi, %rax
   movq
                                         conditional branch is
   subq
             %rsi, %rax
                                          taken: two empty
   ret
                                          time units due to
.L2:
             # x <= y
                                           misprediction
             %rsi, %rax
   movq
   subq
             %rdi, %rax
   ret
```

	Fetch	Decode	Execute	Memory	Write back
t1	cmpq %rsi, %rdi				
t2	jle .L2	cmpq %rsi, %rdi			
t3	movq %rdi, %rax	jle .L2	cmpq %rsi, %rdi		
t4	subq %, %rax	movq % 11, %rax	jle .L2	cmpq %rsi, %rdi	
t5	movq %rsi, %rax			jle .L2	cmpq %rsi, %rdi

```
absdiff:
            %rsi, %rdi # x:y
   cmpq
   jle
            .L2
           %rdi, %rax
   movq
   subq
           %rsi, %rax
                                      We would rather
   ret
                                      predict a branch
.L2:
           # x <= y
                                        outcome!
           %rsi, %rax
   movq
   subq
           %rdi, %rax
   ret
```

Predict whether a branch is taken

- Predict whether a branch is taken
- No penalty if correct

- Predict whether a branch is taken
- No penalty if correct
- Huge penalty if incorrect

- Predict whether a branch is taken
- No penalty if correct
- Huge penalty if incorrect
 - Modern processors have a deep pipeline

Microarchitecture	Pipeline stages
P5 (Pentium)	5
P6 (Pentium 3)	10
P6 (Pentium Pro)	14

- Predict whether a branch is taken
- No penalty if correct
- Huge penalty if incorrect
 - Modern processors have a deep pipeline

Microarchitecture	Pipeline stages
P5 (Pentium)	5
P6 (Pentium 3)	10
P6 (Pentium Pro)	14

Multiple instructions can be executed in a unit of time

- Predict whether a branch is taken
- No penalty if correct
- Huge penalty if incorrect
 - Modern processors have a deep pipeline

Microarchitecture	Pipeline stages
P5 (Pentium)	5
P6 (Pentium 3)	10
P6 (Pentium Pro)	14

- Multiple instructions can be executed in a unit of time
- 14 stage pipeline, 4 instructions/time unit => 56 possible instructions worth of work wasted

- Predict whether a branch is taken
- No penalty if correct
- Huge penalty if incorrect
 - Modern processors have a deep pipeline

Microarchitecture	Pipeline stages
P5 (Pentium)	5
P6 (Pentium 3)	10
P6 (Pentium Pro)	14

ประเทรธ์ใกร.com

- Multiple instructions can be executed in a unit of time
- 14 stage pipeline, 4 instructions/time unit => 56 possible instructions worth of work wasted

Do the work of both paths

- Do the work of both paths
- Throw away the work from the wrong path

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50%

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50% (VS branch prediction)
 - branch prediction: no penalty if correct; huge penalty if wrong (14 stage pipeline, 4 instructions/time unit => roughly 50 possible instructions worth of work wasted)

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50% (VS branch prediction)
 - branch prediction: no penalty if correct; huge penalty if wrong (14 stage pipeline, 4 instructions/time unit => roughly 50 possible instructions worth of work wasted)
- Different types of condition branches

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50% (VS branch prediction)
 - branch prediction: no penalty if correct; huge penalty if wrong (14 stage pipeline, 4 instructions/time unit => roughly 50 possible instructions worth of work wasted)
- Different types of condition branches
 - Large conditional statements

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50% (VS branch prediction)
 - branch prediction: no penalty if correct; huge penalty if wrong (14 stage pipeline, 4 instructions/time unit => roughly 50 possible instructions worth of work wasted)
- Different types of condition branches
 - Large conditional statements: the amount of waste with doing both branches is larger than the penalty of branch misprediction

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50% (VS branch prediction)
 - branch prediction: no penalty if correct; huge penalty if wrong (14 stage pipeline, 4 instructions/time unit => roughly 50 possible instructions worth of work wasted)
- Different types of condition branches
 - Large conditional statements: the amount of waste with doing both branches is larger than the penalty of branch misprediction (winner: branch prediction wins)

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50% (VS branch prediction)
 - branch prediction: no penalty if correct; huge penalty if wrong (14 stage pipeline, 4 instructions/time unit => roughly 50 possible instructions worth of work wasted)
- Different types of condition branches
 - Large conditional statements: the amount of waste with doing both branches is larger than the penalty of branch misprediction (winner: branch prediction wins)
 - Small conditional statements:

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50% (VS branch prediction)
 - branch prediction: no penalty if correct; huge penalty if wrong (14 stage pipeline, 4 instructions/time unit => roughly 50 possible instructions worth of work wasted)
- Different types of condition branches
 - Large conditional statements: the amount of waste with doing both branches is larger than the penalty of branch misprediction (winner: branch prediction wins)
 - Small conditional statements: depending on the accuracy of branch prediction.

- Do the work of both paths
- Throw away the work from the wrong path
- Waste is up to 50% (VS branch prediction)
 - branch prediction: no penalty if correct; huge penalty if wrong (14 stage pipeline, 4 instructions/time unit => roughly 50 possible instructions worth of work wasted)
- Different types of condition branches
 - Large conditional statements: the amount of waste with doing both branches is larger than the penalty of branch misprediction (winner: branch prediction wins)
 - Small conditional statements: depending on the accuracy of branch prediction. (The less branch prediction accuracy is, the more in favor of doing both branches).

Conditional Move Example

Generation

```
gcc -O -S control.c
```

Conditional Move Example

```
long absdiff
  (long x, long y)
{
    long result;
    if (x > y)
        result = x-y;
    else
        result = y-x;
    return result;
}
```

Generation

```
gcc -O -S control.c
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

absdiff:

```
movq %rdi, %rax # x
subq %rsi, %rax # result = x-y
movq %rsi, %rdx
subq %rdi, %rdx # eval = y-x
cmpq %rsi, %rdi # x:y
cmovle %rdx, %rax # if <=, result = eval
ret</pre>
```

LOOP

```
jump conditional
loop:
    ...
    ...
    conditional:
    cmp 8, %rdi
    jle loop
while(%rdi<=8) {
    ...
}
```

- How do we implement looping in assembly?
- A. Use for loop
- B. Use while loop
- C. Use conditional jump to jump back
- D. Use unconditional jump to jump back

- How do we implement looping in assembly? Sol: C
- A. Use for loop
- B. Use while loop
- C. Use conditional jump to jump back
- D. Use unconditional jump to jump back

 Which one of the following assembly code does not contain a loop?

```
movl $0, %eax
.L11:

movq %rdi, %rdx
andl $1, %edx
addq %rdx, %rax
shrq 1, %rdi
jne .L11
```

```
movl $0, %eax jmp .L13
.L14:
 movq %rdi, %rdx andl $1, %edx addq %rdx, %rax shrq %rdi
.L13:
 testq %rdi, %rdi jne .L14
```

```
D. testq %rdi, %rdi
jns .L20
movl $1, %eax
ret
```

```
.L20:
movl $0, %eax
ret
```

```
C.
    movl $0, %eax
          $0, %ecx
    movl
   jmp
         .L16
.L17:
          %rdi, %rdx
    mova
    shrq %cl, %rdx
    andl
         $1, %edx
    addq %rdx, %rax
    addl $1, %ecx
.L16:
    cmpl $63, %ecx
         .L17
   ibe
```

 Which one of the following assembly code does not contain a loop? Sol: D

```
movl $0, %eax
.L11:

movq %rdi, %rdx
andl $1, %edx
addq %rdx, %rax
shrq 1, %rdi
jne .L11
```

```
movl $0, %eax jmp .L13
.L14:
movq %rdi, %rdx andl $1, %edx addq %rdx, %rax shrq %rdi
.L13:
testq %rdi, %rdi jne .L14
```

```
D. testq %rdi, %rdi
jns .L20
movl $1, %eax
ret
```

```
.L20:
movl $0, %eax
ret
```

```
C.
    movl $0, %eax
          $0, %ecx
    movl
   jmp
         .L16
.L17:
          %rdi, %rdx
    mova
    shrq %cl, %rdx
    andl
         $1, %edx
    addq %rdx, %rax
    addl $1, %ecx
.L16:
    cmpl $63, %ecx
         .L17
   ibe
```