Machine Organization

CMPSCI 230 Computer Systems Principles



Announcement

- No quiz until two weeks later
- HW5 is out, due March 7 (Mon)

Objectives

■ Machine Structure

- Understand the structure of a machine.
- Learn about the central processing unit (CPU)
- Learn about the internals of the CPU

■ Machine Execution

- Understand the basics of machine execution.
- Understand how a program represented and interpreted "under-the-hood"
- How does a machine execute a program?

■ Machine Pipelines

- Learn how machine's exploit parallelism to improve performance
- Understand the basics of pipelines
- Understand how instructions are executed by a pipeline

Objectives

■ Machine Structure

- Understand the structure of a machine.
- Learn about the central processing unit (CPU)
- Learn about the internals of the CPU

■ Machine Execution

- Understand the basics of machine execution.
- Understand how a program represented and interpreted "under-the-hood"
- How does a machine execute a program?


■ Machine Pipelines

- Learn how machine's exploit parallelism to improve performance
- Understand the basics of pipelines
- Understand how instructions are executed by a pipeline

Computer is versatile



von Neumann



John von Neumann

"The father of modern machines"

Stored Program Concept

EDVAC 1945

Stored Program Concept

■ Fixed Machines

- Early machines had "fixed" programs
- Can't be used for other purpose
- Change required re-design & re-wiring!


Stored Program Concept

■ Fixed Machines


- Early machines had "fixed" programs
- Can't be used for other purpose
- Change required re-design & re-wiring!


■ General Purpose Machine

- Need more versatility
- Programs stored in a "memory"
- Machine can be re-programmed!



So, what does the machine look like inside?





Program Compilation and Assembly

```
#include <stdlib.h>
#include <string.h>
#include "csv-scanner.h"
#include "csv-parser.h"
CSVLines* parse lines();
CSVLine* parse line();
CSVValueNode* parse value();
FILE* fp:
Token token:
CSV* parse csv(FILE* fptr, char* filename) {
 fp = fptr;
 CSV* csv = malloc(sizeof(CSV));
 csv->filename = filename;
 csv->lines = parse lines(csv);
 if (token.t != TOK ENDOFFILE) {
    char str[TOKEN STR LEN];
    tok str(str, token.t);
   fprintf(stderr, "Expected EOF: %s\n", str);
    exit(1);
 return csv:
       C Program (.c)
```



```
$104, %esp
subl
        8(%ebp), %eax
movl
       %eax, -76(%ebp)
movl
       12(%ebp), %eax
movl
        %eax, -80(%ebp)
movl
        %qs:20, %eax
movl
        %eax, -12(%ebp)
movl
        %eax, %eax
xorl
        -76(%ebp), %eax
movl
movl
       %eax, fp
        $8, (%esp)
movl
call
        malloc
        %eax, -68(%ebp)
movl
        -68 (%ebp), %eax
movl
        -80 (%ebp), %edx
movl
movl
        %edx, (%eax)
movl
        -68 (%ebp), %eax
        %eax, (%esp)
movl
call
        parse lines
        -68 (%ebp), %edx
movl
        %eax, 4(%edx)
movl
        token, %eax
movl
cmpl
        $3, %eax
ie .L2
movl
        token, %eax
        %eax, 4(%esp)
movl
        -62(%ebp), %eax
leal
```

Assembly Program (.s)

```
subl
          $104, %esp
          8 (%ebp), %eax
  movl
                                                                   I_1
         %eax, -76(%ebp)
  movl
         12(%ebp), %eax
  movl
                                                                   I_2
         %eax, -80(%ebp)
  movl
         %gs:20, %eax
  movl
         %eax, -12(%ebp)
  movl
                                                                   I_3
  xorl
         %eax, %eax
  movl
          -76(%ebp), %eax
         %eax, fp
  movl
          $8, (%esp)
  movl
                                                                   I_5
  call
          malloc
         %eax, -68(%ebp)
  movl
         -68 (%ebp), %eax
  movl
          -80 (%ebp), %edx
  movl
  movl
         %edx, (%eax)
          -68 (%ebp), %eax
  movl
         %eax, (%esp)
  movl
         parse lines
  call
  movl
         -68 (%ebp), %edx
         %eax, 4(%edx)
  movl
         token, %eax
  movl
  cmpl
          $3, %eax
  je .L2
          token, %eax
  movl
         %eax, 4(%esp)
  movl
  leal
          -62 (%ebp), %eax
Assembly Program (.s)
```

I_1	
I_2	
I ₃	
I ₄	
I_5	
	·
т	
In	

```
subl
          $104, %esp
          8 (%ebp), %eax
  movl
         %eax, -76(%ebp)
  movl
         12(%ebp), %eax
  movl
         %eax, -80(%ebp)
  movl
         %gs:20, %eax
  movl
         %eax, -12(%ebp)
  movl
         %eax, %eax
  xorl
          -76(%ebp), %eax
  movl
  movl
         %eax, fp
          $8, (%esp)
  movl
  call
          malloc
  movl
         %eax, -68(%ebp)
         -68(%ebp), %eax
  movl
         -80 (%ebp), %edx
  movl
         %edx, (%eax)
  movl
         -68 (%ebp), %eax
  movl
         %eax, (%esp)
  movl
  call
         parse lines
  movl
         -68 (%ebp), %edx
         %eax, 4(%edx)
  movl
        token, %eax
  movl
          $3, %eax
  cmpl
  je .L2
          token, %eax
  movl
        %eax, 4(%esp)
  movl
  leal
         -62 (%ebp), %eax
Assembly Program (.s)
```

```
Statement:
Assignment
id3 = id1 op id2
id2 = op id1
id2 = id1
```

```
subl
          $104, %esp
          8 (%ebp), %eax
  movl
         %eax, -76(%ebp)
  movl
         12(%ebp), %eax
  movl
         %eax, -80(%ebp)
  movl
         %gs:20, %eax
  movl
         %eax, -12(%ebp)
  movl
         %eax, %eax
  xorl
          -76(%ebp), %eax
  movl
  movl
         %eax, fp
          $8, (%esp)
  movl
  call
          malloc
         %eax, -68(%ebp)
  movl
         -68(%ebp), %eax
  movl
         -80 (%ebp), %edx
  movl
         %edx, (%eax)
  movl
          -68 (%ebp), %eax
  movl
         %eax, (%esp)
  movl
  call
         parse lines
  movl
         -68 (%ebp), %edx
         %eax, 4(%edx)
  movl
        token, %eax
  movl
          $3, %eax
  cmpl
  je .L2
          token, %eax
  movl
        %eax, 4(%esp)
  movl
  leal
          -62 (%ebp), %eax
Assembly Program (.s)
```

```
Statement:
Assignment

id3 = id1 op id2

id2 = op id1

id2 = id1

Stack operation

push id

id = pop()
```

```
$104, %esp
  subl
          8 (%ebp), %eax
  movl
         %eax, -76(%ebp)
  movl
         12(%ebp), %eax
  movl
  movl
         %eax, -80(%ebp)
         %gs:20, %eax
  movl
         %eax, -12(%ebp)
  movl
         %eax, %eax
  xorl
          -76(%ebp), %eax
  movl
  movl
         %eax, fp
          $8, (%esp)
  movl
  call
          malloc
         %eax, -68(%ebp)
  movl
          -68 (%ebp), %eax
  movl
          -80 (%ebp), %edx
  movl
  movl
         %edx, (%eax)
          -68 (%ebp), %eax
  movl
         %eax, (%esp)
  movl
  call
         parse lines
  movl
         -68 (%ebp), %edx
         %eax, 4(%edx)
  movl
         token, %eax
  movl
          $3, %eax
  cmpl
  je .L2
          token, %eax
  movl
  movl
         %eax, 4(%esp)
          -62 (%ebp), %eax
  leal
Assembly Program (.s)
```

```
Statement:
Assignment

id3 = id1 op id2

id2 = op id1

id2 = id1

Stack operation

push id


id = pop()


Jump

if id1 op id2 jump L


L

jump L
```







The **Execution Unit** is the core of the processor.




The Arithmetic Logic Unit (ALU) calculates!




The **Registers** are a very fast memory to keep the operands needed for the actual operations.




The Control Unit interprets instructions of the program and controls the other parts of the processor.





The **Instruction Register** stores the current instruction.





The Instruction
Counter (or
Program Counter)
stores the address
(pointer) of the next
instruction.
Increments
automatically
































The Status Register
(flags) stores
information about the
result of the last
operation.



The **Decoder**"reads" the
instruction and
determines what
signals to generate.



The Signal
Generator
communicates with
the rest of the
processor.



The **Memory** stores both data and instructions of the program. Both are accessed by **address** (e.g., pointer).

i-clicker question

- Which one of the following about von Neumann machine is wrong?
- A. Programs are stored and read from the same medium as data, usually disk and RAM.
- B. Instruction Counter (aka PC) is a special purpose register within the CPU that contains the address of next instruction to be executed
- c. Decoder is a special purpose register that contains the instruction currently being executed within the CPU
- Do Data has to be read into the register before it can be manipulated by the CPU.

i-clicker question

- Which one of the following about von Neumann machine is wrong? Sol: C
- A. Programs are stored and read from the same medium as data, usually disk and RAM.
- B. Instruction Counter (aka PC) is a special purpose register within the CPU that contains the address of next instruction to be executed
- c. Decoder is a special purpose register that contains the instruction currently being executed within the CPU
- Do Data has to be read into the register before it can be manipulated by the CPU.

Objectives

■ Machine Structure


- Understand the structure of a machine.
- Learn about the central processing unit (CPU)
- Learn about the internals of the CPU


■ Machine Execution


- Understand the basics of machine execution.
- Understand how a program represented and interpreted "under-the-hood"
- How does a machine execute a program?

■ Machine Pipelines

- Learn how machine's exploit parallelism to improve performance
- Understand the basics of pipelines
- Understand how instructions are executed by a pipeline









FETCH

The address of the next instruction is read from the instruction counter




DECODE

The instruction is examined to determine what operation to perform and which operands to operate on.




GET DATA

Depending on the instruction operands, they may need to be fetched from a memory location (e.g., address, pointer).




EXECUTE

The ALU performs the operation and writes results to registers or memory depending on the instruction.




Write back
Write results into register/memory



UPDATE INSTRUCTION COUNTER

The instruction counter is incremented for the next cycle.

REPEAT



REGISTERS

Closest memory locations to the execution core!

Objectives

■ Machine Structure

- Understand the structure of a machine.
- Learn about the central processing unit (CPU)
- Learn about the internals of the CPU

■ Machine Execution

- Understand the basics of machine execution.
- Understand how a program represented and interpreted "under-the-hood"
- How does a machine execute a program?

■ Machine Pipelines

- Learn how machine's exploit parallelism to improve performance
- Understand the basics of pipelines
- Understand how instructions are executed by a pipeline

Laundry




1 hour




1 hour April Shep Shep Mily

Unpipelined laundry



Pipelined laundry



Unpipelined Architectures

Straight up sequential execution of instructions

Fetch instruction (F)

Machine fetches/copies the instruction from memory

Decode instruction (D)

 Machine decodes the instruction to understand what the instruction is and how it should be executed

■ Execute instruction (E)


Execute the instruction


Access memory (M)


Read values from memory if instruction has operands


Write back results back (W)


Write any results generated by the instruction back to memory/register


























The instruction is then "retired"




Pipelined Architectures


Use a "pipeline" to execute instructions in parallel


Rather then deal with a single instruction at a time – pump instructions into the "pipeline" to allow multiple *instructions in flight*. That is, as soon as a stage is empty (e.g., fetch), fill it with a new instruction.

This allows *instruction-level parallelism* to be achieved. This will keep the machine busy in all stages as much as possible.




































Program Compilation and Assembly

```
#include <stdlib.h>
#include <string.h>
#include "csv-scanner.h"
#include "csv-parser.h"
CSVLines* parse lines();
CSVLine* parse line();
CSVValueNode* parse value();
FILE* fp:
Token token:
CSV* parse csv(FILE* fptr, char* filename) {
 fp = fptr;
 CSV* csv = malloc(sizeof(CSV));
 csv->filename = filename;
 csv->lines = parse lines(csv);
 if (token.t != TOK ENDOFFILE) {
    char str[TOKEN STR LEN];
    tok str(str, token.t);
   fprintf(stderr, "Expected EOF: %s\n", str);
    exit(1);
 return csv:
       C Program (.c)
```



```
$104, %esp
subl
        8(%ebp), %eax
movl
       %eax, -76(%ebp)
movl
       12(%ebp), %eax
movl
        %eax, -80(%ebp)
movl
        %qs:20, %eax
movl
        %eax, -12(%ebp)
movl
        %eax, %eax
xorl
        -76(%ebp), %eax
movl
movl
       %eax. fp
        $8, (%esp)
movl
call
        malloc
        %eax, -68(%ebp)
movl
        -68 (%ebp), %eax
movl
        -80 (%ebp), %edx
movl
movl
        %edx, (%eax)
movl
        -68 (%ebp), %eax
        %eax, (%esp)
movl
call
        parse lines
        -68 (%ebp), %edx
movl
        %eax, 4(%edx)
movl
        token, %eax
movl
cmpl
        $3, %eax
ie .L2
movl
        token, %eax
        %eax, 4(%esp)
movl
        -62(%ebp), %eax
leal
```

Assembly Program (.s)

Assembly and Instructions

```
subl
          $104, %esp
          8 (%ebp), %eax
  movl
                                                                   I_1
         %eax, -76(%ebp)
  movl
         12(%ebp), %eax
  movl
                                                                   I_2
         %eax, -80(%ebp)
  movl
         %gs:20, %eax
  movl
         %eax, -12(%ebp)
  movl
                                                                   I_3
  xorl
         %eax, %eax
  movl
          -76(%ebp), %eax
         %eax, fp
  movl
          $8, (%esp)
  movl
                                                                   I_5
  call
          malloc
         %eax, -68(%ebp)
  movl
         -68 (%ebp), %eax
  movl
          -80 (%ebp), %edx
  movl
  movl
         %edx, (%eax)
          -68 (%ebp), %eax
  movl
         %eax, (%esp)
  movl
         parse lines
  call
  movl
         -68 (%ebp), %edx
         %eax, 4(%edx)
  movl
         token, %eax
  movl
  cmpl
          $3, %eax
  je .L2
          token, %eax
  movl
         %eax, 4(%esp)
  movl
  leal
          -62 (%ebp), %eax
Assembly Program (.s)
```

Assembly Instruction

• ADD S, D := D<-D+S

Assembly Instruction

- ADD S, D := D<-D+S
 - C syntax: D += S

- ADD S, D := D<-D+S
 - C syntax: D += S
 - Example: ADD R1, R2

- ADD S, D := D<-D+S
 - C syntax: D += S
 - Example: ADD R1, R2
 - Example: ADD \$10, R1

- ADD S, D := D<-D+S
 - C syntax: D += S
 - Example: ADD R1, R2
 - Example: ADD \$10, R1
- MOV S, D := D ←S

- ADD S, D := D<-D+S
 - C syntax: D += S
 - Example: ADD R1, R2
 - Example: ADD \$10, R1
- MOV S, D := D ←S
 - Example: MOV M1, R1
 - Example: MOV R2, M2

- ADD S, D := D<-D+S
 - C syntax: D += S
 - Example: ADD R1, R2
 - Example: ADD \$10, R1
- MOV S, D := D ←S
 - Example: MOV M1, R1
 - Example: MOV R2, M2
 - Example: MOV \$10, R1

- ADD S, D := D<-D+S
 - C syntax: D += S
 - Example: ADD R1, R2
 - Example: ADD \$10, R1
- MOV S, D := D ←S
 - Example: MOV M1, R1
 - Example: MOV R2, M2
 - Example: MOV \$10, R1
- JMP Label

- ADD S, D := D<-D+S
 - C syntax: D += S
 - Example: ADD R1, R2
 - Example: ADD \$10, R1
- MOV S, D := D ←S
 - Example: MOV M1, R1
 - Example: MOV R2, M2
 - Example: MOV \$10, R1
- JMP Label
- JE Label, JLE Label, JNE Label,

Fetch	Decode	Execute	Memory	Write back

	Fetch	Decode	Execute	Memory	Write back
t1					
t2					
t3					
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1			MOV M1, R1		
t2					
t3					
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2					
t3					
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2		ADD R1, R2	ADD \$12, R1	MOV M1, R1	
t3					
t4		-	Error		
t5					

Data hazard

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2		ADD R1, R2	ADD \$12, R1	MOV M1, R1	
t3					
t4			Error		
t5					
•					

When data dependencies have the potential to cause an erroneous computation by the pipeline, they are called data hazards.

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2					
t3					
t4					
t5					

Stalling: the processor holds back one more instructions in the pipeline until the hazard condition no longer holds.

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2	ADD R1, R2	ADD \$12, R1	bubble	MOV M1, R1	
t3					
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV \$5, R1		
t2	ADD R1, R2	ADD \$12, R1	bubble	MOV \$5, R1	
t3					
t4					
t5					

bubble == nop instruction

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2	ADD R1, R2	ADD \$12, R1	bubble	MOV M1, R1	
t3					MOV M1, R1
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2	ADD R1, R2	ADD \$12, R1	bubble	MOV M1, R1	
t3		ADD \$12, R1	bubble	bubble	MOV M1, R1
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2	ADD R1, R2	ADD \$12, R1	bubble	MOV M1, R1	
t3	ADD R1, R2	ADD \$12, R1	bubble	bubble	MOV M1, R1
t4	ADD R1, R2	ADD \$12, R1	bubble	bubble	bubble
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2	ADD R1, R2	ADD \$12, R1	bubble	MOV M1, R1	
t3	ADD R1, R2	ADD \$12, R1	bubble	bubble	MOV M1, R1
t4	ADD R1, R2	ADD \$12, R1	bubble	bubble	bubble
t5	MOV M2, R1	ADD R1, R2	ADD \$12, R1	bubble	bubble

	Fetch	Decode	Execute	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1		
t2					
t3					
t4					
t5					

Forwarding: passing a result value directly from one pipeline stage to an earlier one

	Fetch	Decode	Execu	ite	Memory	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R1			
t2						
t3			T	he AD[has read the	9
t4			, I	wrong register value		
t5				1	for R1.	

Forwarding: passing a result value directly from one pipeline stage to an earlier one

	Fetch	Decode	Execute	Memor	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R		
t2	MOV M2, R1	ADD R1, R2	ADD \$12, R1	MOV M1, R1	
t3					
t4					
t5					

Forwarding: passing a result value directly from one pipeline stage to an earlier one

	Fetch	Decode	Execute	Memor	Write back
t1	ADD R1, R2	ADD \$12, R1	MOV M1, R		
t2	MOV M2, R1	ADD R1, R2	ADD \$12, R1	MOV M1, R1	
t3					
t4					
t5					

Forwarding: fix what we have read

i-clicker question

• Which of following programs' data hazards cannot be dealt with forwarding?

```
A.
                                      B.
mov $10, r1
                                 mov $10, r1
mov $3, r2
                                  mov $3, r2
    nop
                                     nop
                                  add r1, r2
    nop
 add r1, r2
                                       D.
mov $10, r1
                                   mov M1, r1
mov $3, r2
                                   add $2, r1
 add r1, r2
```

i-clicker question

 Which of following programs' data hazards cannot be dealt with forwarding? Sol: D

```
A.
                                      B.
mov $10, r1
                                 mov $10, r1
mov $3, r2
                                  mov $3, r2
    nop
                                     nop
                                  add r1, r2
    nop
 add r1, r2
                                       D.
mov $10, r1
                                   mov M1, r1
mov $3, r2
                                   add $2, r1
 add r1, r2
```

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2					
t3					
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2	ADD \$12, R1	JMP Label			
t3					
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2	ADD \$12, R1	JMP Label			
t3	ADD R1, R2	ADD \$12, R1	JMP Label		
t4					
t5					

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2	ADD \$12, R1	JMP Label			(
t3	ADD R1, R2	ADD \$12, R1	JMP Label	Error	
t4					
t5					

Control Hazard

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2	ADD \$12, R1	JMP Label			
t3	ADD R1, R2	ADD \$12, R1	JMP Label	Error	
t4					
t5					

When control dependencies have the potential to cause an erroneous computation by the pipeline, they are called control hazards.

Avoid Control Hazard by stalling

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2	bubble	JMP Label			
t3	bubble	bubble	JMP Label		
t4					
t5					

Avoid control hazards by cancelling

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2	ADD \$12, R1	JMP Label			
t3	ADD R1, R2	ADD \$12, R1	JMP Label		
t4					
t5					

Avoid control hazards by cancelling

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2	ADD \$12, R1	JMP Label			
t3	bubble	bubble	JMP Label		
t4					
t5					

Avoid control hazards by cancelling

	Fetch	Decode	Execute	Memory	Write back
t1	JMP Label				
t2	ADD \$12, R1	JMP Label			
t3	bubble	bubble	JMP Label		
t4	ADD R1, R2	bubble	bubble	JMP Label	
t5					