Virtual Memory Mapping

Computer Systems Principles

Note: these slides are based on those provided by Randal E. Bryant and David R. O'Hallaron and used in their course at CMU.

Today

- Simple memory system example
- Memory mapping
- Case study: Core i7/Linux memory system

Review of Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- **M** = **2**^m: Number of addresses in physical address space
- **P = 2**^p : Page size (bytes)

Components of the virtual address (VA)

- TLBI: TLB index
- TLBT: TLB tag
- VPO: Virtual page offset
- VPN: Virtual page number


Components of the physical address (PA)

- PPO: Physical page offset (same as VPO)
- PPN: Physical page number
- CO: Byte offset within cache line
- CI: Cache index
- CT: Cache tag

Simple Memory System Example


Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



1. Simple Memory System TLB

- 16 entries
- 4-way associative



Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	_	0	04	-	0	0A	_	0
2	02	_	0	08	_	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0


2. Simple Memory System Page Table

Only show first 16 entries (out of 256)

VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	_	0
05	16	1
06	_	0
07	-	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
ОВ	ı	0
0C	ı	0
0D	2D	1
OE	11	1
OF	0D	1

PAGE TABLE AND TLB




	VPN	PPN	Valid		VPN	PPN	Valid	VPN	PPN	Valid	VPN	PPN	Valid
PT	00	28	1		04	1	0	08	13	1	0C	1	0
a a g b	01	-	0		05	16	1	09	17	1	0D	2D	1
e I	02	33	1		06	ı	0	0A	09	1	OE	11	1
е	03	02	1	·	07	ı	0	OB	-	0	OF	0D	1

Set Tag **PPN** Valid Tag **PPN** Valid Tag **PPN** Valid Tag **PPN Valid** D D **0A** D **0A**


Address Translation Exercise #1

Virtual Address: 0x03D4



Address Translation Exercise #2

Virtual Address: 0x0020




Today

- Simple memory system example
- Memory mapping
- Case study: Core i7/Linux memory system

Memory Mapping


- VM areas initialized by associating them with disk objects.
 - Process is known as memory mapping.
- Area can be backed by (i.e., get its initial values from):
 - Regular file on disk (e.g., an executable object file)
 - Initial page bytes come from a section of a file
 - Anonymous file (e.g., nothing)
 - First fault will allocate a physical page full of 0's (demand-zero page)
 - Once the page is written to (dirtied), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

Sharing Revisited: Shared Objects




Process 1 maps the shared object.

Sharing Revisited: Shared Objects




- Process 2 maps the shared object.
- Notice how the virtual addresses can be different.

Sharing Revisited: Private Copy-on-write (COW) Objects



- Two processes mapping a private copy-on-write (COW) object.
- Area flagged as private copy-onwrite
- PTEs in private areas are flagged as read-only

Sharing Revisited: Private Copy-on-write (COW) Objects




- Instruction writing to private page triggers protection fault.
- Handler creates new R/W page.
- Instruction restarts upon handler return.
- Copying deferred as long as possible!

The fork Function Revisited

- VM and memory mapping explain how fork provides private address space for each process.
- To create virtual address for new new process
 - Create exact copies of current page tables.
 - Flag each page in both processes as read-only (and private COW)
- On return, each process has exact copy of virtual memory
- Subsequent writes create new pages using COW mechanism.

The execve Function Revisited




- To load and run a new program a . out in the current process using execve:
- Free page tables for old areas
- Create page tables for new areas
 - Programs and initialized data backed by object files.
 - .bss and stack backed by anonymous files.
- Set PC to entry point in . text
 - Linux will fault in code and data pages as needed.

User-Level Memory Mapping

- Map len bytes starting at offset offset of the file specified by file description fd, preferably at address start
 - start: may be 0 for "pick an address"
 - prot: PROT_READ, PROT_WRITE, ...
 - flags: MAP_ANON, MAP_PRIVATE, MAP_SHARED, ...
- Return a pointer to start of mapped area (may not be start)

User-Level Memory Mapping

void *mmap(void *start, int len, int prot, int flags, int fd, int offset)



file descriptor fd


Example: Using mmap to Copy Files

Copying a file to stdout without transferring data to user space.

```
#include "csapp.h"
void mmapcopy(int fd, int size)
    /* Ptr to memory mapped area */
    char *bufp:
    bufp = Mmap(NULL, size,
                PROT READ.
                MAP PRIVATE,
                fd, 0);
    Write(1, bufp, size);
    return:
                         mmapcopy.c
```

```
/* mmapcopy driver */
int main(int argc, char **argv)
{
    struct stat stat;
    int fd;
    /* Check for required cmd line arg */
    if (argc != 2) {
        printf("usage: %s <filename>\n",
               argv[0]);
        exit(0):
    /* Copy input file to stdout */
    fd = Open(argv[1], O_RDONLY, 0);
    Fstat(fd, &stat);
   mmapcopy(fd, stat.st_size);
    exit(0);
                              mmapcopv.c
```

User-Level Memory Mapping




Today

- Simple memory system example
- Memory mapping
- Case study: Core i7/Linux memory system

Intel Core i7 Memory System

Processor package



Review of Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- **P** = **2**^p : Page size (bytes)


Components of the virtual address (VA)

- TLBI: TLB index
- TLBT: TLB tag
- VPO: Virtual page offset
- VPN: Virtual page number

Components of the physical address (PA)

- PPO: Physical page offset (same as VPO)
- PPN: Physical page number
- **CO**: Byte offset within cache line
- CI: Cache index
- CT: Cache tag

End-to-end Core i7 Address Translation



Core i7 Level 1-3 Page Table Entries

XD Unused Page table physical base address Unused G PS A CD WT U/S R/W PS	03	02 52	. 31 12	11 9			 					
	XD	Unused	Page table physical base address	Unused	G	PS	Α	CD	wT	U/S	R/W	P=1

Available for OS (page table location on disk)

P=0

Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.

A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.

62 62

52 51

Core i7 Level 4 Page Table Entries

_63	62 5	2 51	12 11	9	8	7	6	5	4	3	2	1	0
XD	Unused	Page physical base address	Unused		G		D	Α	CD	WT	U/S	R/W	P=1

Available for OS (page location on disk)

P=0

Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page

A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)

Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

Core i7 Page Table Translation

