

EXP1

5VREG

2V <> 3V3

LVL CONV

R11

BTN

R1

VGA1

TIFFPGA BX

R8  
R9  
R10

R1  
R2  
R3  
R4  
R5  
R6  
R7