# COMPUTER ORGANIZATION 2

Intel 8255 PPI chip

# Submitted by:

Abdulrahman Hatem Metwally Abdullah Ahmed Fathy

Section: 2


# Peripheral interference:

PA3 1 2 2 3 4 PA2 3 4 PA3 4 PA	8 9 10 10 10 10 10 10 10 10 10 10 10 10 10	40 39 36 36 37 30 30 29 28 27 26 27 26 27 21	PA5 PA6 PA7 PA7 PA7 PA7 PA7 PA7 PA7 PA7 PA7 PA7
--	--	--	--


#### Block diagram:

#### **Block Diagram of 8255 PPI** POWER [ -→ +5V PA SUPPLIES **GROUP A** → Ground GROUP A PORT A (8) PA7-PA0 CONTROL **Bidirectional Data Bus** D7- D0 **GROUP A PCU DATA BUS** PORT C BUFFER PC7-PC4 8 Bit UPPER (4) Internal **Data Bus** PCL **GROUP B** PORT C PC3-PC0 LOWER (4) READ/ RD WR WRITE PB **GROUP B** CONTROL A0 **GROUP B** A1 CONTROL LOGIC PORT B (8) RESET PB7-PB0

#### Control word for I/O mode:



#### Control word for BSR mode:




8255 Control Register format for BSR Mode

## Cases of input/output operations:

A1	A0	RD_bar	WR_bar	CS	Input
0	0	0	1	0	Port A to Data Bus
0	1	0	1	0	Port B to Data Bus
1	0	0	1	0	Port C to Data Bus
1	1	0	1	0	Control Register to Data Bus
					Output
0	0	1	0	0	Data Bus to Port A
0	1	1	0	0	Data Bus to Port B
1	0	1	0	0	Data Bus to Port C
1	1	1	0	0	Data Bus to Control Register

### Schematic



#### Final desgined chip:

