
ArchytasZX, d free, n copies
ArchytasZX, d = 2
PyZX, d = 2
not settled
2 wires
4 wires
8 wires
CPU s (median)
gates in CC^{-1}