
Computer Organization and Architecture Designing for Performance

11th Edition



Chapter 5
Cache Memory



Table 5.1 Elements of Cache Design

Cache Addresses

Logical

Physical

Cache Size

Mapping Function

Direct

Associative

Set associative

Replacement Algorithm

Least recently used (LRU)

First in first out (FIFO)

Least frequently used (LFU)

Random

Write Policy

Write through

Write back

Line Size

Number of Caches

Single or two level

Unified or split




Content-Addressable Memory (CAM)

- Also known as associative storage
- Content-addressable memory is constructed of static RAM (SRAM) cells but is considerably more expensive and holds much less data than regular SRAM chips
- A CAM with the same data capacity as a regular SRAM is about 60% larger
- A CAM is designed such that when a bit string is supplied, the CAM searches its entire memory in parallel for a match
 - If the content is found, the CAM returns the address where the match is found and, in some architectures, also returns the associated data word
 - This process takes only one clock cycle



Figure 5.9 Content-Addressable Memory






Main memory (128 bytes)


Needs 7-bits address

0000 0001		
0100		
	•	
	·	
1111		




Main memory (128 bytes)

Needs 7-bits address




$$MBN = 128 / 8 = 16 (2^4)$$

$$CBN = 32 / 8 = 4 (2^2)$$



Main memory (128 bytes)


Needs 7-bits address





Main memory (128 bytes)


Needs 7-bits address





Main memory (128 bytes)


Needs 7-bits address





Main memory (128 bytes)


Needs 7-bits address





Main memory (128 bytes)


Needs 7-bits address





Main memory (128 bytes)


Needs 7-bits address





Main memory (128 bytes)

Needs 7-bits address






Main memory (128 bytes)

Needs 7-bits address

Cache memory (32 bytes)

Tag

0100






the tag field (Tag bits = MBN)

Main memory (128 bytes)


Needs 7-bits address





Main memory (128 bytes)

Needs 7-bits address





- Consider an associate cache of size 8KB and a block size of 32B, and a main memory of size 1GB.
 - What is the number of Tag bits?

$$BS = 32B (2^{5}) \qquad MBN = 1GB (2^{30})$$

$$25-bits \qquad 5-bits$$

$$Address \qquad Tag \qquad Offset$$

– How many comparisons to check if a block exists?



- Consider an associate cache of size 8KB and a block size of 32B, and a main memory of size 1GB.
 - What is the number of Tag bits?

$$BS = 32B (2^{5}) \qquad MBN = 1GB (2^{30})$$

$$25-bits \qquad 5-bits$$

$$Address \qquad Tag \qquad Offset$$

How many comparisons to check if a block exists?
 We need to check the tag of all cache lines, so



- Consider an associate cache of size 8KB and a block size of 32B, and a main memory of size 1GB.
 - What is the number of Tag bits?

$$BS = 32B (2^{5}) \qquad MBN = 1GB (2^{30})$$

$$25-bits \qquad 5-bits$$

$$Address \qquad Tag \qquad Offset$$

- How many comparisons to check if a block exists? We need to check the tag of all cache lines, so $CBN = 8KB (2^{13}) / BS (2^{5}) = (2^{8}) = 256$



- Consider an associate cache of size 8KB and a block size of 32B, and a main memory of size 1GB.
 - What is the number of Tag bits?

$$BS = 32B (2^{5}) \qquad MBN = 1GB (2^{30})$$


$$25-bits \qquad 5-bits$$

$$Address \qquad Tag \qquad Offset$$

-How many comparisons to check if a block exists? We need to check the tag of all cache lines, so $CBN = 8KB (2^{13}) / BS (2^{5}) = (2^{8}) = 256$ TOO MANY? Use CAM




Figure 5.10 Fully Associative Cache Organization







Direct Mapping


















- Compromise that exhibits the strengths of both the direct and associative approaches while reducing their disadvantages
- Cache consists of a number of sets
- Each set contains a number of lines
- A given block maps to any line in a given set
- e.g. 2 lines per set
 - 2 way associative mapping
 - A given block can be in one of 2 lines in only one set



Set Associate Mapping Example

 Assume you want to place block number 6195 in a set associative cache that has 8 blocks, where a block size is 16 bytes. Where will this block be saved in (a) 1-way, (b) 2-way, and (c) 4-way associative caches.



Set Associate Mapping Example

Assume you want to place block number 6195 in a set associative cache that has 8 blocks, where a block size is 16 bytes. Where will this block be saved in (a) 1-way, (b) 2-way, and (c) 4-way associative caches.

Block address "6195" = 1100000110011 binary

Block size is 16 bytes (2^4) so offset = 4 bits

1-way: 8 sets (blocks) so Index (Cache Block) = 3 bits

2-way: 4 sets so Index = 2 bits

4-way: 2 sets so Index = 1 bits


So address: 1100000110011 has 4 bits offset, 3 bits set

index, and the rest tag bits (doesn't matter how many)



Set Associate Mapping Example

110000 **011** 0011





Copyright

This work is protected by United States copyright laws and is provided solely for the use of instructions in teaching their courses and assessing student learning. dissemination or sale of any part of this work (including on the World Wide Web) will destroy the integrity of the work and is not permitted. The work and materials from it should never be made available to students except by instructors using the accompanying text in their classes. All recipients of this work are expected to abide by these restrictions and to honor the intended pedagogical purposes and the needs of other instructors who rely on these materials.