

# Artix-7 FPGAs Data Sheet: DC and Switching Characteristics

DS181 (v1.0) September 26, 2011

**Advance Product Specification** 

### **Artix-7 FPGA Electrical Characteristics**

Artix<sup>™</sup>-7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two voltages, 0.9V and 1.0V and are screened for lower maximum static power. When operated at 1.0V, the speed specification of a -2L device is the same as the -2 speed grade. When operated at 0.9V, the -2L static and dynamic power is reduced and the performance is similar to a -1 device.

Artix-7 FPGA DC and AC characteristics are specified in commercial, extended, and industrial temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing

characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices are available in each temperature range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This Artix-7 FPGA data sheet, part of an overall set of documentation on the 7 series FPGAs, is available on the Xilinx website at www.xilinx.com/7.

All specifications are subject to change without notice.

### **Artix-7 FPGA DC Characteristics**

Table 1: Absolute Maximum Ratings (1)

Symbol	Description		Units
V <sub>CCINT</sub>	Internal supply voltage relative to GND	–0.5 to 1.1	V
V <sub>CCAUX</sub>	Auxiliary supply voltage relative to GND	-0.5 to 2.0	V
V <sub>CCO</sub>	Output drivers supply voltage relative to GND for 3.3V (HR) banks	-0.5 to 3.6	V
V <sub>CCBRAM</sub>	Supply voltage for the block RAM memories	–0.5 to 1.1	V
V <sub>CCADC</sub>	XADC supply relative to GNDADC	-0.5 to 2.0	V
V <sub>CCBATT</sub>	Key memory battery backup supply	-0.5 to 2.0	V
$V_{REF}$	Input reference voltage	-0.5 to 2.0	V
$V_{REFP}$	XADC reference input relative to GNDADC	-0.5 to 2.0	V
V <sub>IN</sub> <sup>(2)</sup>	I/O input voltage relative to GND <sup>(3)</sup> (user and dedicated I/Os)	-0.5 to V <sub>CCO</sub> + 0.5	V
V <sub>TS</sub>	Voltage applied to 3-state 3.3V or below output <sup>(3)</sup> (user and dedicated I/Os)	-0.5 to V <sub>CCO</sub> + 0.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to 150	°C
T <sub>SOL</sub>	Maximum soldering temperature <sup>(4)</sup>	+220	°C
Tj	Maximum junction temperature <sup>(4)</sup>	+125	°C

#### Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- 2. The 3.3V I/O absolute maximum limit applied to DC and AC signals.
- 3. For I/O operation, refer to UG471: 7 Series FPGAs SelectIO Resources User Guide.
- 4. For soldering guidelines and thermal considerations, see UG475: 7 Series FPGA Packaging and Pinout Specification.

© 2011 Xilinx, Inc. XILINX, the Xilinx logo, Artix, Virtex, Kintex, Zynq, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.



Table 2: Recommended Operating Conditions (1)

Symbol	Description	Min	Max	Units
V	Internal supply voltage relative to GND, T <sub>j</sub> = 0°C to +85°C	0.95	1.05	٧
V <sub>CCINT</sub>	For -2L (0.9V) devices: internal supply voltage relative to GND, $T_j = 0$ °C to +85°C	0.87	0.93	٧
V <sub>CCAUX</sub>	Auxiliary supply voltage relative to GND, $T_j = 0$ °C to +85°C	1.71	1.89	٧
V <sub>CCO</sub> <sup>(2)(4)</sup>	Supply voltage for 3.3V HR I/O banks relative to GND, $T_j = 0$ °C to +85°C	1.14	3.47	V
V <sub>CCBRAM</sub>	Block RAM supply voltage	0.95	1.05	V
V <sub>CCBATT</sub> (3)	Battery voltage relative to GND, $T_j = 0$ °C to +85°C	1.0	1.89	V
V <sub>IN</sub>	I/O input voltage relative to GND, T <sub>j</sub> = 0°C to +85°C	GND - 0.20	V <sub>CCO</sub> + 0.2	٧
I <sub>IN</sub> <sup>(5)</sup>	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	_	10	mA

- 1. All voltages are relative to ground.
- Configuration data is retained even if V<sub>CCO</sub> drops to 0V.
- 3. V<sub>CCBATT</sub> is required only when using bitstream encryption. If battery is not used, connect V<sub>CCBATT</sub> to either ground or V<sub>CCAUX</sub>.
- 4. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- 5. A total of 100 mA per bank should not be exceeded.

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
$V_{DRINT}$	Data retention V <sub>CCINT</sub> voltage (below which configuration data might be lost)				V
V <sub>DRI</sub>	Data retention V <sub>CCAUX</sub> voltage (below which configuration data might be lost)				٧
I <sub>REF</sub>	V <sub>REF</sub> leakage current per pin				μΑ
ΙL	Input or output leakage current per pin (sample-tested)				μΑ
C <sub>IN</sub> <sup>(2)</sup>	Die input capacitance at the pad				pF
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 3.3V				μΑ
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 2.5V				μΑ
$I_{RPU}$	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.8V				μΑ
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.5V				μΑ
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.2V				μΑ
	Pad pull-down (when selected) @ V <sub>IN</sub> = 3.3V				μΑ
I <sub>RPD</sub>	Pad pull-down (when selected) @ V <sub>IN</sub> = 1.8V				μΑ
I <sub>BATT</sub> (3)	Battery supply current				nA
n	Temperature diode ideality factor		1.0002		_
r	Series resistance		2		Ω

- 1. Typical values are specified at nominal voltage, 25°C.
- 2. This measurement represents the die capacitance at the pad, not including the package.
- 3. Maximum value specified for worst case process at 25°C.



### **Important Note**

Typical values for quiescent supply current are specified at nominal voltage, 85°C junction temperatures (T<sub>i</sub>). Xilinx recommends analyzing static power consumption at  $T_i = 85^{\circ}$ C because the majority of designs operate near the high end of the commercial temperature range. Quiescent supply current is specified by speed grade for Artix-7 devices. Use the XPOWER<sup>TM</sup> Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power) to calculate static power consumption for conditions other than those specified in Table 4.

Table 4: Typical Quiescent Supply Current

Symbol	Description	Device		1.0V		0.9V	Units
			-3	-2/-2L	-1	-2L	
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current	XC7A8					mA
		XC7A15					mA
		XC7A30T					mA
		XC7A50T					mA
		XC7A100T					mA
		XC7A200T					mA
		XC7A350T					mA
Iccoq	Quiescent V <sub>CCO</sub> supply current	XC7A8					mA
		XC7A15					mA
		XC7A30T					mA
		XC7A50T					mA
		XC7A100T					mA
		XC7A200T					mA
		XC7A350T					mA
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current	XC7A8					mA
		XC7A15					mA
		XC7A30T					mA
		XC7A50T					mA
		XC7A100T					mA
		XC7A200T					mA
		XC7A350T					mA
I <sub>CCBRAMQ</sub>	Quiescent V <sub>CCBRAM</sub> supply current	XC7A8					mA
		XC7A15					mA
		XC7A30T					mA
		XC7A50T					mA
		XC7A100T					mA
		XC7A200T					mA
		XC7A350T					mA

- Typical values are specified at nominal voltage, 85°C junction temperatures  $(T_j)$ .

  Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
- If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.



### **Power-On/Off Power Supply Sequencing**

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCBRAM}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If  $V_{CCAUX}$  and  $V_{CCO}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously.

For  $V_{CCO}$  voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between V<sub>CCO</sub> and V<sub>CCAUX</sub> must not exceed 2.625V for longer than T<sub>VCCO2VCCAUX</sub> for each power-on/off cycle to maintain device reliability levels.
- The T<sub>VCCO2VCCAUX</sub> time can be allocated in any percentage between the power-on and power-off ramps.

There are no sequencing requirements for the GTP transceiver supplies with respect to the other FPGA supply voltages.

Table 5 shows the minimum current, in addition to  $I_{CCQ}$ , that are required by Artix-7 devices for proper power-on and configuration. If the current minimums shown in Table 4 and Table 5 are met, the device powers on after all three supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the XPOWER tools to estimate current drain on these supplies.

Table 5: Power-On Current for Artix-7 Devices

Device	I <sub>CCINTMIN</sub> Typ <sup>(1)</sup>	I <sub>CCAUXMIN</sub> Typ <sup>(1)</sup>	I <sub>CCOMIN</sub> Typ <sup>(1)</sup>	I <sub>CCBRAM</sub> Typ <sup>(1)</sup>	Units
XC7A8					mA
XC7A15					mA
XC7A30T					mA
XC7A50T					mA
XC7A100T					mA
XC7A200T					mA
XC7A350T					mA

### Notes:

- 1. Typical values are specified at nominal voltage, 25°C.
- Use the XPOWER™ Estimator (XPE) spreadsheet tool (download at <a href="http://www.xilinx.com/power">http://www.xilinx.com/power</a>) to calculate maximum power-on currents.

Table 6: Power Supply Ramp Time

Symbol	Description	Conditions	Min	Max	Units
T <sub>VCCINT</sub>	Ramp time from GND to 90% of V <sub>CCINT</sub>		0.2	50	ms
T <sub>VCCO</sub>	Ramp time from GND to 90% of V <sub>CCO</sub>		0.2	50	ms
T <sub>VCCAUX</sub>	Ramp time from GND to 90% of V <sub>CCAUX</sub>		0.2	50	ms
T <sub>VCCBRAM</sub>	Ramp time from GND to 90% of V <sub>CCBRAM</sub>		0.2	50	ms
т	Allowed time per power evels for V V > 2.625V	$T_{J} = 100^{\circ}C^{(1)}$	_	500	mo
VCCO2VCCAUX	Allowed time per power cycle for V <sub>CCO</sub> – V <sub>CCAUX</sub> > 2.625V	$T_{J} = 85^{\circ}C^{(1)}$	-	800	ms

#### Notes:

Based on 240,000 power cycles with nominal V<sub>CCO</sub> of 3.3V or 36,500 power cycles with worst case V<sub>CCO</sub> of 3.465V.



### SelectIO™ DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 7: SelectIO DC Input and Output Levels (1)

I/O Standard		V <sub>IL</sub>	V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	l <sub>OL</sub>	I <sub>OH</sub>
I/O Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL	-0.3	0.8	2.0	3.45	0.4	2.4	Note 2	Note 2
LVCMOS33	-0.3	0.8	2.0	3.45	0.4	V <sub>CCO</sub> - 0.4	Note 3	Note 3
LVCMOS25	-0.3	0.7	1.7	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	Note 3	Note 3
LVCMOS18	-0.3	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	0.45	V <sub>CCO</sub> – 0.45	Note 2	Note 2
LVCMOS15	-0.3	30% V <sub>CCO</sub>	70% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	Note 3	Note 3
LVCMOS12	-0.3	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	Note 4	Note 4
PCl33_3	-0.5	30% V <sub>CCO</sub>	50% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.5	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	1.5	-0.5
HSTL I <sup>(5)</sup>	-0.3	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	8	-8
HSTL II <sup>(5)</sup>	-0.3	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	0.4	V <sub>CCO</sub> - 0.4	16	-16
DIFF HSTL I <sup>(5)</sup>	-0.3	50% V <sub>CCO</sub> – 0.1	50% V <sub>CCO</sub> + 0.1	V <sub>CCO</sub> + 0.3	-	_	_	_
DIFF HSTL II <sup>(5)</sup>	-0.3	50% V <sub>CCO</sub> – 0.1	50% V <sub>CCO</sub> + 0.1	V <sub>CCO</sub> + 0.3	-	_	_	_
SSTL135	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCO</sub> + 0.3				
DIFF SSTL135	-0.3	50% V <sub>CCO</sub> – 0.15	50% V <sub>CCO</sub> + 0.15	V <sub>CCO</sub> + 0.3				
SSTL18 I	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> – 0.47	V <sub>TT</sub> + 0.47	8	-8
SSTL18 II	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> – 0.60	V <sub>TT</sub> + 0.60	13.4	-13.4
DIFF SSTL18 I	-0.3	50% V <sub>CCO</sub> – 0.125	50% V <sub>CCO</sub> + 0.125	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> – 0.608	V <sub>TT</sub> + 0.608	_	_
DIFF SSTL18 II	-0.3	50% V <sub>CCO</sub> – 0.125	50% V <sub>CCO</sub> + 0.125	V <sub>CCO</sub> + 0.3	-	-	_	_
SSTL15	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCO</sub> + 0.3	V <sub>TT</sub> – 0.175	V <sub>TT</sub> + 0.175	17.8	17.8

- Tested according to relevant specifications.
- 2. Supported drive strengths of 4, 8, 12, 16, or 24 mA.
- 3. Supported drive strengths of 4, 8, 12, or 16 mA.
- 4. Supported drive strengths of 4, 8, or 12 mA.
- 5. Applies to both 1.5V and 1.8V HSTL.
- 6. For detailed interface specific DC voltage levels, see <u>UG471</u>: 7 Series FPGAs SelectIO Resources User Guide.



### LVDS DC Specifications (LVDS\_25)

See <u>UG471</u>: 7 Series FPGAs SelectIO Resources User Guide for more information on the LVDS\_25 standard in the HR I/O banks.

Table 8: LVDS\_25 DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V <sub>CCO</sub>	Supply Voltage		2.38	2.5	2.63	V
V <sub>OH</sub>	Output High Voltage for Q and $\overline{\mathbf{Q}}$	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	_	_	1.675	V
V <sub>OL</sub>	Output Low Voltage for Q and Q	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	0.825	_	_	V
V <sub>ODIFF</sub>	Differential Output Voltage $(Q - \overline{Q})$ , $Q = \text{High } (\overline{Q} - Q)$ , $\overline{Q} = \text{High }$	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	247	350	600	mV
V <sub>OCM</sub>	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	1.075	1.250	1.425	V
V <sub>IDIFF</sub>	Differential Input Voltage $(Q - \overline{Q})$ , $Q = \text{High } (\overline{Q} - Q)$ , $\overline{Q} = \text{High }$		100	350	600	mV
V <sub>ICM</sub>	Input Common-Mode Voltage		0.3	1.2	1.425	V

### **eFUSE Read Endurance and Programming Conditions**

Table 9 lists the maximum number of read cycle operations expected. Table 10 lists the programming conditions specifically for eFUSE. For more information, see UG470: 7 Series FPGA Configuration User Guide.

Table 9: eFUSE Read Endurance(1)

			Speed	Grade		
Symbol	Description	1.0V		1.0V 0		Units
		-3	-2/-2L	-1	-2L	
DNA_CYCLES	Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations.					Read Cycles
AES_CYCLES	Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations.					Read Cycles

#### Notes:

1. Power-up cycles must be added when counting the number of read cycles.

### Table 10: eFUSE Programming Conditions(1)

Symbol	Description	Min	Тур	Max	Units
I <sub>FS</sub>	V <sub>CCAUX</sub> supply current	_	_	115	mA
t j	Temperature range	15	_	125	°C

#### Notes:

1. The FPGA must not be configured during eFUSE programming.



# **GTP Transceiver Specifications**

#### **GTP Transceiver DC Characteristics**

Table 11: Absolute Maximum Ratings for GTP Transceivers (1)

Symbol	Description	Min	Max	Units
MGTAVCC	Analog supply voltage for the GTP transmitter and receiver circuits relative to GND	-0.5	1.1	V
MGTAVTT	Analog supply voltage for the GTP transmitter and receiver termination circuits relative to GND	-0.5	1.32	V
V <sub>IN</sub>	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.26	V
V <sub>MGTREFCLK</sub>	Reference clock absolute input voltage	-0.5	1.32	V

#### Notes:

#### Table 12: Recommended Operating Conditions for GTP Transceivers (1)(2)

Symbol	Description	Min	Тур	Max	Units
MGTAVCC	Analog supply voltage for the GTP transmitter and receiver circuits relative to GND	0.97	1.0	1.03	V
MGTAVTT	Analog supply voltage for the GTP transmitter and receiver termination circuits relative to GND	1.17	1.2	1.23	V

#### Notes:

- 1. Each voltage listed requires the filter circuit described in UG476: 7 Series FPGAs Transceiver User Guide.
- 2. Voltages are specified for the temperature range of  $T_i = 0$ °C to +85°C.

#### Table 13: GTP Transceiver Current Supply

Symbol	Description	Typ <sup>(1)</sup>	Max	Units
I <sub>MGTAVCC</sub>	MGTAVCC supply current for one GTP Quad (4 lanes)		Note 2	mA
I <sub>MGTAVTT</sub>	MGTAVTT supply current for one GTP Quad (4 lanes)		INOIG Z	mA

#### Notes:

- 1. Typical values are specified at nominal voltage, 25°C, at the maximum line rate.
- Values for currents of other transceiver configurations and conditions can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

#### Table 14: GTP Transceiver Quiescent Supply Current(1)(2)

Symbol	Description	Typ <sup>(4)</sup>	Max	Units
I <sub>MGTAVCCQ</sub>	Quiescent MGTAVCC supply current for one GTP Quad (4 lanes)		Note 3	mA
I <sub>MGTAVTTQ</sub>	Quiescent MGTAVTT supply current for one GTP Quad (4 lanes)		14016-3	mA

- Device powered and unconfigured.
- GTP transceiver quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTP transceivers.
- 3. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools
- Typical values are specified at nominal voltage, 25°C.

Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.



## **GTP Transceiver DC Input and Output Levels**

Table 15 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult <u>UG476</u>: 7 Series FPGAs Transceiver User Guide for further details.

Table 15: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Min Typ Max		Units
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage  External AC coupled  Absolute input voltage  DC coupled MGTAVTT = 1.3V			_	2000	mV
V <sub>IN</sub>	Absolute input voltage	DC coupled MGTAVTT = 1.2V	-400	_	MGTAVTT	mV
V <sub>CMIN</sub>	Common mode input voltage	DC coupled MGTAVTT = 1.2V	_	2/3 MGTAVTT	_	mV
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup> Transmitter output swing is set to maximum setting		_	_	1000	mV
V <sub>CMOUTDC</sub>	DC common mode output voltage	Equation based	MGTAVTT – DV <sub>PPOUT</sub> /4		out/4	mV
V <sub>CMOUTAC</sub>	Common mode output voltage: A	AC coupled	1/2 MGTAVTT			mV
R <sub>IN</sub>	Differential input resistance			100		
R <sub>OUT</sub>	Differential output resistance			100		Ω
<b>T</b>	Transmitter output pair (TXP and (Flip-chip packages)	I TXN) intra-pair skew	_	_	10	ps
T <sub>OSKEW</sub>	Transmitter output pair (TXP and (Wire-bond packages)	I TXN) intra-pair skew			12	ps
C <sub>EXT</sub>	Recommended external AC cou	pling capacitor <sup>(2)</sup>	_	100	_	nF

#### Notes:

- 1. The output swing and preemphasis levels are programmable using the attributes discussed in <u>UG476</u>: 7 Series FPGAs Transceiver User Guide and can result in values lower than reported in this table.
- 2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 16 summarizes the DC specifications of the clock input of the GTP transceiver. Consult <u>UG476</u>: 7 Series FPGAs Transceiver User Guide for further details.



Table 16: GTP Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Min	Тур	Max	Units
$V_{IDIFF}$	Differential peak-to-peak input voltage	250		2000	mV
R <sub>IN</sub>	Differential input resistance		100		Ω
C <sub>EXT</sub>	Required external AC coupling capacitor	_	100	_	nF

# **GTP Transceiver Switching Characteristics**

Consult <u>UG476</u>: 7 Series FPGAs Transceiver User Guide for further information.

Table 17: GTP Transceiver Performance

				Speed	Grade		
Symbol	Description	Output Divider		1.0V		0.9V	Units
			-3 <sup>(1)</sup>	-2/-2L <sup>(1)</sup>	-1	-2L	
F <sub>GTPMAX</sub>	Maximum GTP transceiver data rate		6.6	6.6	3.75	3.75	Gb/s
F <sub>GTPMIN</sub>	Minimum GTP transceiver data rate		0.500	0.500	0.500	0.500	Gb/s
		1	3.2-6.6	3.2-6.6	3.2–3.75	3.2–3.75	Gb/s
	DLL line rate range	2	1.6–3.3	1.6–3.3	1.6–3.2	1.6–3.2	Gb/s
F <sub>GTPRANGE</sub>	PLL line rate range	4	0.8-1.65	0.8–1.65	0.8–1.6	0.8–1.6	Gb/s
		8	0.5-0.825	0.5-0.825	0.5–0.8	0.5–0.8	Gb/s
F <sub>GTPPLLRANGE</sub>	GTP transceiver PLL frequency range		1.6–3.3	1.6–3.3	1.6–3.3	1.6–3.3	GHz

Table 18: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

				Speed	Grade		
	Symbol	Description		1.0V		0.9V	Units
			-3	-2/-2L	-1	-2L	1
Ī	F <sub>GTPDRPCLK</sub>	GTPDRPCLK maximum frequency	156	156	125	125	MHz

<sup>1.</sup> F<sub>GTPMAX</sub> is limited to 5.4 Gb/s in wire bond packages.



Table 19: GTP Transceiver Reference Clock Switching Characteristics
---

Symbol	Description	Conditions	Al	l Speed Gr	ades	Units
Syllibol	Description	Conditions	Min	Тур	Max	Units
F <sub>TXOUT</sub>	TXUSERCLKOUT maximum frequency		60	_	660	MHz
T <sub>RCLK</sub>	Reference clock rise time	20% – 80%	_	200	_	ps
T <sub>FCLK</sub>	Reference clock fall time	80% – 20%	_	200	_	ps
T <sub>DCREF</sub>	Reference clock duty cycle	Transceiver PLL only	40	_	60	%
T <sub>LOCK</sub>	Clock recovery frequency acquisition time	Initial PLL lock	_	_		ms
T <sub>PHASE</sub>	Clock recovery phase acquisition time	Lock to data after PLL has locked to the reference clock	_	_		μs




Figure 3: Reference Clock Timing Parameters

Table 20: GTP Transceiver User Clock Switching Characteristics (1)

			Speed Grade				
Symbol	Description	Conditions		1.0V		0.9V	Units
			-3	-2/-2L	-1	-2L	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		412.5	412.5	234.375	234.375	MHz
F <sub>RXOUT</sub>	RXOUTCLKT maximum frequency		412.5	412.5	234.375	234.375	MHz
Е	TXUSRCLK maximum frequency	16-bit data path	412.5	412.5	234.375	234.375	MHz
F <sub>TXIN</sub>	1703HCLK maximum frequency	32-bit data path	206.25	206.25	117.1875	117.1875	MHz
Е	RXUSRCLK maximum frequency	16-bit data path	412.5	412.5	234.375	234.375	MHz
F <sub>RXIN</sub>	nxoshcek maximum requericy	32-bit data path	206.25	206.25	117.1875	117.1875	MHz

1. Clocking must be implemented as described in <u>UG476</u>: 7 Series FPGAs Transceiver User Guide.



# Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at: <a href="http://www.xilinx.com/technology/protocols/pciexpress.htm">http://www.xilinx.com/technology/protocols/pciexpress.htm</a>

Table 21: Maximum Performance for PCI Express Designs

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
F <sub>PIPECLK</sub>	Pipe clock maximum frequency	250	250	250	250	MHz
F <sub>USERCLK</sub>	User clock maximum frequency	250	250	250	250	MHz
F <sub>USERCLK2</sub>	User clock 2 maximum frequency	250	250	250	250	MHz
F <sub>DRPCLK</sub>	DRP clock maximum frequency	250	250	250	250	MHz

# **XADC Specifications**

Table 22: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
$V_{CCADC}$ = 1.8V ± 5%, $V_{REFP}$ =	1.25V, V <sub>REFN</sub>	= 0V, ADCCLK = 26 MHz, $T_j = -40^{\circ}$ C to 100°C,	Typical va	lues at	Г <sub>ј</sub> =+40°С	
ADC Accuracy <sup>(1)</sup>		·			-	
Resolution			12	_	_	Bits
Integral Nonlinearity	INL		1	_	±2	LSBs
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	1	_	±1	LSBs
Offset Error		Calibrated	-	_	±4	LSBs
Gain Error		Calibrated	-	_	±0.4	%
Channel Matching		Based on two individual ADC instances with calibration enabled	-	_	10	LSBs
Sample Rate			0.1	_	1	MS/s
Signal to Noise Ratio	SNR	F <sub>SAMPLE</sub> = 500KS/s, F <sub>IN</sub> = 20KHz	60	_	_	dB
RMS Code Noise		External 1.25V reference	_	_	2	LSBs
		On-chip reference	-	3	_	LSBs
Total Harmonic Distortion	THD	F <sub>SAMPLE</sub> = 500KS/s, F <sub>IN</sub> = 20KHz	75	_	_	dB
ADC Accuracy at Extended	Temperatures	(-55°C to 125°C)				
Resolution			10	_	_	Bits
Integral Nonlinearity	INL		-	_	±1	LSB
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	-	_	±1	(at 10 bits)
Analog Inputs <sup>(2)</sup>						
ADC Input Ranges		Unipolar operation	0	_	1	V
		Bipolar operation	-0.5	_	+0.5	V
		Unipolar common mode range (FS input)	0	_	+0.5	V
		Bipolar common mode range (FS input)	+0.5	_	+0.6	V
Maximum External Channel Input Ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	_	V <sub>CCADC</sub>	V
Auxiliary Channel Full Resolution Bandwidth	FRBW		250	_	_	KHz



Table 22: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
On-Chip Sensors						
Temperature Sensor Error		$T_j = -40^{\circ}\text{C to } 100^{\circ}\text{C}.$	_	_	±4	°C
		$T_j = -55$ °C to +125°C	_	-	±6	°C
Supply Sensor Error		Measurement range of $V_{CCAUX}$ 1.8V ±5% $T_j = -40^{\circ}\text{C}$ to +100°C	_	-	±1	%
		Measurement range of $V_{CCAUX}$ 1.8V ±5% $T_j = -55^{\circ}C$ to +125°C	_	-	±2	%
Conversion Rate <sup>(3)</sup>						
Conversion Time - Continuous	t <sub>CONV</sub>	Number of ADCCLK cycles	26	_	32	
Conversion Time - Event	t <sub>CONV</sub>	Number of CLK cycles	_	-	21	
DRP Clock Frequency	DCLK	DRP clock frequency	8	_	250	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	_	26	MHz
DCLK Duty Cycle			40	_	60	%
XADC Reference <sup>(4)</sup>			-			
External Reference	$V_{REFP}$	Externally supplied reference voltage	1.20	1.25	1.30	٧
On-Chip Reference		Ground $V_{REFP}$ pin to AGND, $T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$	1.2375	1.25	1.2625	V
Power Requirements	1		1			
Analog Power Supply	$V_{CCADC}$		1.71	1.8	1.89	V
Analog Supply Current	I <sub>CCADC</sub>	Analog circuits in powered up state	_	-	20	mA

- 1. Offset and gain errors are removed by enabling the XADC automatic gain calibration feature.
- 2. See the ADC chapter in UG480: 7 Series FPGAs XADC User Guide for a detailed description.
- 3. See the Timing chapter in UG480: 7 Series FPGAs XADC User Guide for a detailed description.
- 4. Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.



### **Performance Characteristics**

This section provides the performance characteristics of some common functions and designs implemented in Artix-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the Switching Characteristics, page 14.

Table 23: Networking Applications Interface Performances

Description		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)					Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 10)					Mb/s
SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>					Mb/s
DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>					Mb/s

#### Notes:

Table 24: Maximum Physical Interface (PHY) Rate for Memory Interfaces (1)

	Speed Grade							
Memory Standard		1.0V		0.9V	Units			
	-3	-2/-2L	-1	-2L				
DDR3	1066	800	800		Mb/s			
DDR3L	800	800	667		Mb/s			
DDR2	800	800	667		Mb/s			
LPDDR2	667	667	533		Mb/s			

LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Advance performance numbers pending characterization on Xilinx memory platforms designed according to the guidelines in the 7 Series FPGAs Memory Interface Solutions User Guide.



# **Switching Characteristics**

All values represented in this data sheet are based on the advance speed specifications in ISE® software. Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

#### Advance

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

#### **Preliminary**

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

#### **Production**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are always representative of worst-case supply voltage and junction temperature conditions.

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 25 correlates the current status of each Artix-7 device on a per speed grade basis.

Device		Speed Grade Designations									
Device	Advance	Preliminary	Production								
XC7A8	-3, -2, -2L (1.0V), -1, -2L (0.9V)										
XC7A15	-3, -2, -2L (1.0V), -1, -2L (0.9V)										
XC7A30T	-3, -2, -2L (1.0V), -1, -2L (0.9V)										
XC7A50T	-3, -2, -2L (1.0V), -1, -2L (0.9V)										
XC7A100T	-3, -2, -2L (1.0V), -1, -2L (0.9V)										
XC7A200T	-3, -2, -2L (1.0V), -1, -2L (0.9V)										
XC7A350T	-3, -2, -2L (1.0V), -1, -2L (0.9V)										

# **Testing of Switching Characteristics**

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 devices.



#### **Production Silicon and ISE Software Status**

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 26 lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 26: Artix-7 Device Production Software and Speed Specification Release

Device	Speed Grade								
			0.9V						
	-3 -2/-2L	-1	-2L						
XC7A8									
XC7A15									
XC7A30T									
XC7A50T									
XC7A100T									
XC7A200T									
XC7A350T									

<sup>1.</sup> Blank entries indicate a device and/or speed grade in advance or preliminary status.



### IOB Pad Input/Output/3-State Switching Characteristics

Table 27 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

T<sub>IOPI</sub> is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.

T<sub>IOOP</sub> is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

T<sub>IOTP</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

Table 28 summarizes the value of T<sub>IOTPHZ</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).

Table 27: 3.3V IOB High Range (HR) Switching Characteristics

		T <sub>IC</sub>	)PI			T <sub>IO</sub>	ОР			T <sub>IC</sub>	TP		
I/O Standard		Speed	Grade			Speed	Grade	!		Speed	Grade	!	l laite
I/O Standard		1.0V		0.9V		1.0V		0.9V		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	
LVTTL, Slow, 4 mA	1.58	1.72	1.93		5.85	6.33	7.06		5.85	6.33	7.06		ns
LVTTL, Slow, 8 mA	1.58	1.72	1.93		5.85	6.33	7.06		5.85	6.33	7.06		ns
LVTTL, Slow, 12 mA	1.58	1.72	1.93		4.68	4.92	5.29		4.68	4.92	5.29		ns
LVTTL, Slow, 16 mA	1.58	1.72	1.93		4.65	4.90	5.27		4.65	4.90	5.27		ns
LVTTL, Slow, 24 mA	1.58	1.72	1.93		3.64	4.08	4.72		3.64	4.08	4.72		ns
LVTTL, Fast, 4 mA	1.58	1.72	1.93		5.86	6.28	6.89		5.86	6.28	6.89		ns
LVTTL, Fast, 8 mA	1.58	1.72	1.93		5.75	6.20	6.89		5.75	6.20	6.89		ns
LVTTL, Fast, 12 mA	1.58	1.72	1.93		4.56	4.80	5.15		4.56	4.80	5.15		ns
LVTTL, Fast, 16 mA	1.58	1.72	1.93		4.56	4.79	5.14		4.56	4.79	5.14		ns
LVTTL, Fast, 24 mA	1.58	1.72	1.93		2.66	3.44	4.60		2.66	3.44	4.60		ns
LVDS_25	0.72	0.78	0.87		1.41	1.50	1.65		1.41	1.50	1.65		ns
MINI_LVDS_25	0.71	0.77	0.85		1.41	1.50	1.65		1.41	1.50	1.65		ns
BLVDS_25	0.72	0.79	0.89		1.93	2.13	2.41		1.93	2.13	2.41		ns
RSDS_25 (point to point)	0.71	0.78	0.88		1.41	1.50	1.65		1.41	1.50	1.65		ns
PPDS_25	0.74	0.80	0.90		1.38	1.50	1.68		1.38	1.50	1.68		ns
TMDS_33	0.85	0.93	1.06		1.47	1.57	1.71		1.47	1.57	1.71		ns
PCl33_3	1.55	1.69	1.91		2.97	3.28	3.75		2.97	3.28	3.75		ns
HSUL_12	0.66	0.70	0.76		2.34	2.66	3.14		2.34	2.66	3.14		ns
DIFF_HSUL_12	0.63	0.68	0.76		1.96	2.19	2.54		1.96	2.19	2.54		ns
HSTL_I_S	0.67	0.72	0.79		1.54	1.67	1.86		1.54	1.67	1.86		ns
HSTL_II_S	0.67	0.72	0.79		1.14	1.22	1.34		1.14	1.22	1.34		ns
HSTL_I_18_S	0.68	0.72	0.79		1.32	1.43	1.59		1.32	1.43	1.59		ns
HSTL_II_18_S	0.68	0.72	0.79		1.20	1.29	1.42		1.20	1.29	1.42		ns
DIFF_HSTL_I_S	0.72	0.76	0.83		1.43	1.54	1.71		1.42	1.54	1.70		ns
DIFF_HSTL_II_S	0.72	0.76	0.83		1.10	1.18	1.29		1.42	1.54	1.72		ns
DIFF_HSTL_I_18_S	0.73	0.78	0.86		1.26	1.35	1.50		1.45	1.56	1.72		ns



Table 27: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

		T <sub>IC</sub>	)PI			T <sub>IO</sub>	ОР			T <sub>IC</sub>	TP		
I/O Storadord		Speed	Grade			Speed	Grade	ļ		Speed	Grade	!	Helte
I/O Standard		1.0V		0.9V		1.0V		0.9V		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-
DIFF_HSTL_II_18_S	0.73	0.78	0.86		1.10	1.18	1.29		1.48	1.60	1.79		ns
HSTL_I_F	0.67	0.72	0.79		1.10	1.19	1.33		1.10	1.19	1.33		ns
HSTL_II_F	0.67	0.72	0.79		0.99	1.08	1.21		0.99	1.08	1.21		ns
HSTL_I_18_F	0.68	0.72	0.79		1.07	1.16	1.30		1.07	1.16	1.30		ns
HSTL_II_18_F	0.68	0.72	0.79		1.00	1.09	1.22		1.00	1.09	1.22		ns
DIFF_HSTL_I_F	0.72	0.76	0.83		1.04	1.13	1.26		1.42	1.54	1.70		ns
DIFF_HSTL_II_F	0.72	0.76	0.83		0.97	1.05	1.17		1.42	1.54	1.72		ns
DIFF_HSTL_I_18_F	0.73	0.78	0.86		1.03	1.12	1.24		1.45	1.56	1.72		ns
DIFF_HSTL_II_18_F	0.73	0.78	0.86		0.96	1.04	1.16		1.48	1.60	1.79		ns
LVCMOS33, Slow, 4 mA	1.79	1.91	2.10		5.68	6.09	6.70		5.68	6.09	6.70		ns
LVCMOS33, Slow, 8 mA	1.79	1.91	2.10		4.82	5.27	5.95		4.82	5.27	5.95		ns
LVCMOS33, Slow, 12 mA	1.79	1.91	2.10		3.88	4.29	4.90		3.88	4.29	4.90		ns
LVCMOS33, Slow, 16 mA	1.79	1.91	2.10		3.33	3.72	4.30		3.33	3.72	4.30		ns
LVCMOS33, Fast, 4 mA	1.79	1.91	2.10		5.07	5.38	5.85		5.07	5.38	5.85		ns
LVCMOS33, Fast, 8 mA	1.79	1.91	2.10		4.31	4.61	5.06		4.31	4.61	5.06		ns
LVCMOS33, Fast, 12 mA	1.79	1.91	2.10		2.74	3.45	4.52		2.74	3.45	4.52		ns
LVCMOS33, Fast, 16 mA	1.79	1.91	2.10		2.62	2.88	3.29		2.62	2.88	3.29		ns
LVCMOS25, Slow, 4 mA	1.50	1.60	1.74		4.98	5.47	6.21		4.98	5.47	6.21		ns
LVCMOS25, Slow, 8 mA	1.50	1.60	1.74		3.91	4.35	5.01		3.91	4.35	5.01		ns
LVCMOS25, Slow, 12 mA	1.50	1.60	1.74		3.10	3.65	4.49		3.10	3.65	4.49		ns
LVCMOS25, Slow, 16 mA	1.50	1.60	1.74		3.55	3.99	4.65		3.55	3.99	4.65		ns
LVCMOS25, Fast, 4 mA	1.50	1.60	1.74		4.72	5.08	5.63		4.72	5.08	5.63		ns
LVCMOS25, Fast, 8 mA	1.50	1.60	1.74		2.75	3.31	4.14		2.75	3.31	4.14		ns
LVCMOS25, Fast, 12 mA	1.50	1.60	1.74		2.75	3.30	4.14		2.75	3.30	4.14		ns
LVCMOS25, Fast, 16 mA	1.50	1.60	1.74		2.20	2.54	3.06		2.20	2.54	3.06		ns
LVCMOS18, Slow, 4 mA	0.79	0.84	0.90		3.74	3.96	4.28		3.74	3.96	4.28		ns
LVCMOS18, Slow, 8 mA	0.79	0.84	0.90		2.94	3.29	3.83		2.94	3.29	3.83		ns
LVCMOS18, Slow, 12 mA	0.79	0.84	0.90		2.94	3.29	3.83		2.94	3.29	3.83		ns
LVCMOS18, Slow, 16 mA	0.79	0.84	0.90		2.03	2.28	2.66		2.03	2.28	2.66		ns
LVCMOS18, Slow, 24 mA	0.79	0.84	0.90		1.89	2.09	2.37		1.89	2.09	2.37		ns
LVCMOS18, Fast, 4 mA	0.79	0.84	0.90		3.60	3.77	4.02		3.60	3.77	4.02		ns
LVCMOS18, Fast, 8 mA	0.79	0.84	0.90		2.14	2.48	2.98		2.14	2.48	2.98		ns
LVCMOS18, Fast, 12 mA	0.79	0.84	0.90		2.14	2.48	2.98		2.14	2.48	2.98		ns
LVCMOS18, Fast, 16 mA	0.79	0.84	0.90		1.62	1.79	2.05		1.62	1.79	2.05		ns
LVCMOS18, Fast, 24 mA	0.79	0.84	0.90		1.37	1.50	1.69		1.37	1.50	1.69		ns
LVCMOS15, Slow, 4 mA	0.81	0.87	0.96		4.17	4.42	4.80		4.17	4.42	4.80		ns
LVCMOS15, Slow, 8 mA	0.81	0.87	0.96		2.53	2.87	3.38		2.53	2.87	3.38		ns



Table 27: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

	T <sub>IOPI</sub>			T <sub>IOOP</sub>			T <sub>IOTP</sub>						
I/O Standard		Speed	Grade			Speed	Grade			Speed	Grade		Units
I/O Standard		1.0V		0.9V		1.0V		0.9V		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	
LVCMOS15, Slow, 12 mA	0.81	0.87	0.96		2.03	2.25	2.60		2.03	2.25	2.60		ns
LVCMOS15, Slow, 16 mA	0.81	0.87	0.96		1.93	2.13	2.45		1.93	2.13	2.45		ns
LVCMOS15, Fast, 4 mA	0.81	0.87	0.96		3.98	4.21	4.55		3.98	4.21	4.55		ns
LVCMOS15, Fast, 8 mA	0.81	0.87	0.96		1.87	2.12	2.50		1.87	2.12	2.50		ns
LVCMOS15, Fast, 12 mA	0.81	0.87	0.96		1.45	1.60	1.82		1.45	1.60	1.82		ns
LVCMOS15, Fast, 16 mA	0.81	0.87	0.96		1.42	1.56	1.77		1.42	1.56	1.77		ns
LVCMOS12, Slow, 4 mA	0.91	0.97	1.05		4.69	5.09	5.69		4.69	5.09	5.69		ns
LVCMOS12, Slow, 8 mA	0.91	0.97	1.05		3.19	3.68	4.41		3.19	3.68	4.41		ns
LVCMOS12, Slow, 12 mA	0.91	0.97	1.05		2.34	2.66	3.14		2.34	2.66	3.14		ns
LVCMOS12, Fast, 4 mA	0.91	0.97	1.05		4.14	4.44	4.89		4.14	4.44	4.89		ns
LVCMOS12, Fast, 8 mA	0.91	0.97	1.05		1.99	2.62	3.57		1.99	2.62	3.57		ns
LVCMOS12, Fast, 12 mA	0.91	0.97	1.05		1.65	1.85	2.15		1.65	1.85	2.15		ns
SSTL135_S	0.67	0.70	0.75		1.13	1.21	1.34		1.13	1.21	1.34		ns
SSTL15_S	0.67	0.72	0.79		1.13	1.21	1.34		1.13	1.21	1.34		ns
SSTL18_I_S	0.68	0.72	0.79		1.58	1.71	1.91		1.58	1.71	1.91		ns
SSTL18_II_S	0.68	0.72	0.79		1.12	1.21	1.33		1.12	1.21	1.33		ns
DIFF_SSTL135_S	0.65	0.72	0.82		1.13	1.21	1.34		1.13	1.21	1.34		ns
DIFF_SSTL15_S	0.72	0.76	0.83		1.13	1.21	1.34		1.13	1.21	1.34		ns
DIFF_SSTL18_I_S	0.73	0.78	0.86		1.53	1.66	1.85		1.53	1.66	1.85		ns
DIFF_SSTL18_II_S	0.73	0.78	0.86		1.09	1.17	1.28		1.09	1.17	1.28		ns
SSTL135_F	0.67	0.70	0.75		1.01	1.09	1.22		1.01	1.09	1.22		ns
SSTL15_F	0.67	0.72	0.79		1.00	1.08	1.21		1.00	1.08	1.21		ns
SSTL18_I_F	0.68	0.72	0.79		1.10	1.19	1.32		1.10	1.19	1.32		ns
SSTL18_II_F	0.68	0.72	0.79		0.99	1.07	1.19		0.99	1.07	1.19		ns
DIFF_SSTL135_F	0.65	0.72	0.82		1.01	1.09	1.22		1.01	1.09	1.22		ns
DIFF_SSTL15_F	0.72	0.76	0.83		1.00	1.08	1.21		1.00	1.08	1.21		ns
DIFF_SSTL18_I_F	0.73	0.78	0.86		1.06	1.14	1.27		1.06	1.14	1.27		ns
DIFF_SSTL18_II_F	0.73	0.78	0.86		0.96	1.04	1.16		0.96	1.04	1.16		ns

Table 28: IOB 3-state ON Output Switching Characteristics (T<sub>IOTPHZ</sub>)

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
T <sub>IOTPHZ</sub>	T input to Pad high-impedance	2.39	2.56	2.80		ns



# **Input/Output Logic Switching Characteristics**

Table 29: ILOGIC Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold						
T <sub>ICE1CK</sub> /T <sub>ICKCE1</sub>	CE1 pin Setup/Hold with respect to CLK	0.36/ 0.07	0.42/ 0.08	0.51/ 0.10		ns
T <sub>ISRCK</sub> /T <sub>ICKSR</sub>	SR pin Setup/Hold with respect to CLK	1.17/ -0.14	1.36/ -0.14	1.64/ -0.14		ns
T <sub>IDOCK</sub> /T <sub>IOCKD</sub>	D pin Setup/Hold with respect to CLK without Delay	0.13/ 0.44	0.15/ 0.50	0.18/ 0.57		ns
T <sub>IDOCKD</sub> /T <sub>IOCKDD</sub>	DDLY pin Setup/Hold with respect to CLK (using IDELAY)	0.17/ 0.31	0.19/ 0.35	0.24/ 0.40		ns
Combinatorial						
T <sub>IDI</sub>	D pin to O pin propagation delay, no Delay	0.22	0.24	0.28		ns
T <sub>IDID</sub>	DDLY pin to O pin propagation delay (using IDELAY)	0.25	0.29	0.33		ns
Sequential Delays						
T <sub>IDLO</sub>	D pin to Q1 pin using flip-flop as a latch without Delay	0.57	0.63	0.73		ns
T <sub>IDLOD</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY)	0.60	0.67	0.78		ns
T <sub>ICKQ</sub>	CLK to Q outputs	0.64	0.71	0.82		ns
T <sub>RQ_ILOGIC</sub>	SR pin to OQ/TQ out	1.32	1.52	1.81		ns
T <sub>GSRQ_ILOGIC</sub>	Global Set/Reset to Q outputs	9.05	9.05	12.52		ns
Set/Reset		•		•		•
T <sub>RPW_ILOGIC</sub>	Minimum Pulse Width, SR inputs	0.74	0.78	0.84		ns, Min



Table 30: OLOGIC Switching Characteristics

			Speed	I Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold						
T <sub>ODCK</sub> /T <sub>OCKD</sub>	D1/D2 pins Setup/Hold with respect to CLK	0.65/ -0.22	0.72/ -0.22	0.83/ -0.22		ns
T <sub>OOCECK</sub> /T <sub>OCKOCE</sub>	OCE pin Setup/Hold with respect to CLK	0.15/ -0.06	0.18/ -0.06	0.22/ -0.06		ns
T <sub>OSRCK</sub> /T <sub>OCKSR</sub>	SR pin Setup/Hold with respect to CLK	0.63/ -0.20	0.75/ -0.20	0.94/ -0.20		ns
T <sub>OTCK</sub> /T <sub>OCKT</sub>	T1/T2 pins Setup/Hold with respect to CLK	0.62/ -0.21	0.70/ -0.21	0.82/ -0.21		ns
T <sub>OTCECK</sub> /T <sub>OCKTCE</sub>	TCE pin Setup/Hold with respect to CLK	0.14/ -0.05	0.16/ -0.05	0.20/ -0.05		ns
Combinatorial		"	1		l	1
T <sub>ODQ</sub>	D1 to OQ out or T1 to TQ out	0.92	1.04	1.22		ns
Sequential Delays		,	1	•	11	
T <sub>OCKQ</sub>	CLK to OQ/TQ out	0.37	0.42	0.49		ns
T <sub>RQ_OLOGIC</sub>	SR pin to OQ/TQ out	0.66	0.76	0.90		ns
T <sub>GSRQ_OLOGIC</sub>	Global Set/Reset to Q outputs	9.05	9.05	12.52		ns
Set/Reset				•		
T <sub>RPW_OLOGIC</sub>	Minimum Pulse Width, SR inputs	0.74	0.78	0.84		ns, Min



# Input Serializer/Deserializer Switching Characteristics

Table 31: ISERDES Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold for Control Lines						
T <sub>ISCCK_BITSLIP</sub> / T <sub>ISCKC_BITSLIP</sub>	BITSLIP pin Setup/Hold with respect to CLKDIV	0.15/ 0.13	0.17/ 0.15	0.21/ 0.17		ns
T <sub>ISCCK_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin Setup/Hold with respect to CLK (for CE1)	0.26/ -0.03	0.30/ -0.03	0.37/ -0.03		ns
T <sub>ISCCK_CE2</sub> / T <sub>ISCKC_CE2</sub> (2)	CE pin Setup/Hold with respect to CLKDIV (for CE2)	0.07/ 0.16	0.08/ 0.18	0.09/ 0.21		ns
Setup/Hold for Data Lines				11	I .	"
T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>	D pin Setup/Hold with respect to CLK	0.03/ 0.14	0.03/ 0.16	0.04/ 0.20		ns
T <sub>ISDCK_DDLY</sub> /T <sub>ISCKD_DDLY</sub>	DDLY pin Setup/Hold with respect to CLK (using IDELAY) <sup>(1)</sup>	0.06/ 0.11	0.07/ 0.12	0.09/ 0.14		ns
T <sub>ISDCK_D_DDR</sub> /T <sub>ISCKD_D_DDR</sub>	D pin Setup/Hold with respect to CLK at DDR mode	0.03/ 0.14	0.03/ 0.16	0.04/ 0.20		ns
TISDCK_DDLY_DDR/ TISCKD_DDLY_DDR	D pin Setup/Hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.11/ 0.11	0.12/ 0.12	0.14/ 0.14		ns
Sequential Delays	,	ı	1	ı	1	
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.70	0.78	0.90		ns
<b>Propagation Delays</b>						
T <sub>ISDO_DO</sub>	D input to DO output pin	0.22	0.24	0.28		ns

<sup>1.</sup> Recorded at 0 tap value.

<sup>2.</sup>  $T_{ISCCK\_CE2}$  and  $T_{ISCKC\_CE2}$  are reported as  $T_{ISCCK\_CE}/T_{ISCKC\_CE}$  in TRACE report.



# **Output Serializer/Deserializer Switching Characteristics**

Table 32: OSERDES Switching Characteristics

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	7
Setup/Hold						
T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>	D input Setup/Hold with respect to CLKDIV	0.56/ -0.21	0.64/ -0.21	0.74/ -0.21		ns
T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input Setup/Hold with respect to CLK	0.62/ -0.22	0.70/ -0.22	0.82/ -0.22		ns
T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input Setup/Hold with respect to CLKDIV	0.56/ -0.22	0.66/ -0.22	0.80/ -0.22		ns
T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>	OCE input Setup/Hold with respect to CLK	0.15/ -0.06	0.18/ -0.06	0.22/ -0.06		ns
T <sub>OSCCK_S</sub>	SR (Reset) input Setup with respect to CLKDIV	0.85	0.97	1.15		ns
T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>	TCE input Setup/Hold with respect to CLK	0.14/ -0.05	0.16/ -0.05	0.20/ -0.05		ns
Sequential Delays						
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ	0.33	0.37	0.44		ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ	0.33	0.37	0.44		ns
Combinatorial						
T <sub>OSDO_TTQ</sub>	T input to TQ Out	0.92	1.03	1.21		ns

<sup>1.</sup>  $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in TRACE report.



# Input/Output Delay Switching Characteristics

Table 33: Input/Output Delay Switching Characteristics

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
IDELAYCTRL						·
T <sub>DLYCCO_RDY</sub>	Reset to Ready for IDELAYCTRL	3.83	3.83	3.83		μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.0 <sup>(1)</sup>	200	200	200		MHz
	Attribute REFCLK frequency = 300.0 <sup>(1)</sup>	300	300	N/A		MHz
IDELAYCTRL_REF_PRECISION REFCLK precision		±10	±10	±10		MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum Reset pulse width		61.95	61.95		ns
IDELAY						·
T <sub>IDELAYRESOLUTION</sub>	IDELAY chain delay resolution		1/(32 x 2	2 x F <sub>REF</sub> )		ps
	Pattern dependent period jitter in delay chain for clock pattern. (2)	0	0	0		ps per tap
T <sub>IDELAYPAT_JIT</sub>	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup>	±5	±5	±5		ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup>	±9	±9	±9		ps per tap
T <sub>IDELAY_CLK_MAX</sub>	Maximum frequency of CLK input to IDELAY	560	560	495		MHz
T <sub>IDCCK_CE</sub> / T <sub>IDCKC_CE</sub>	CE pin Setup/Hold with respect to C	-0.02/ 0.24	-0.02/ 0.29	-0.02/ 0.35		ns
T <sub>IDCCK_INC</sub> / T <sub>IDCKC_INC</sub>	INC pin Setup/Hold with respect to C	0.11/ 0.29	0.13/ 0.33	0.14/ 0.40		ns
TIDCCK_RST/ TIDCKC_RST	RST pin Setup/Hold with respect to C	0.12/ 0.31	0.14/ 0.36	0.16/ 0.45		ns
T <sub>IDDO_IDATAIN</sub>	Propagation delay through IDELAY	Note 5	Note 5	Note 5		ps

- 1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
- 2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
- 3. When HIGH\_PERFORMANCE mode is set to TRUE.
- 4. When HIGH\_PERFORMANCE mode is set to FALSE.
- 5. Delay depends on IDELAY tap setting. See TRACE report for actual values.



# **CLB Switching Characteristics**

Table 34: CLB Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	=
Combinatorial Del	ays	·				
T <sub>ILO</sub>	An – Dn LUT address to A	0.10	0.11	0.13		ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX	0.27	0.30	0.36		ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A	0.42	0.46	0.55		ns, Max
T <sub>ITO</sub>	An – Dn inputs to A – D Q outputs	0.94	1.04	1.25		ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output	0.62	0.68	0.80		ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output	0.58	0.66	0.83		ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output	0.60	0.68	0.82		ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output	0.57	0.64	0.76		ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output	0.46	0.53	0.66		ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output	0.51	0.58	0.71		ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output	0.42	0.48	0.58		ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output	0.43	048	0.59		ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output	0.42	0.48	0.58		ns, Max
T <sub>OPCYA</sub>	An input to COUT output	0.53	0.60	0.73		ns, Max
T <sub>OPCYB</sub>	Bn input to COUT output	0.51	0.57	0.70		ns, Max
T <sub>OPCYC</sub>	Cn input to COUT output	0.42	0.48	0.59		ns, Max
T <sub>OPCYD</sub>	Dn input to COUT output	0.42	0.48	0.59		ns, Max
T <sub>AXCY</sub>	AX input to COUT output	0.45	0.49	0.58		ns, Max
T <sub>BXCY</sub>	BX input to COUT output	0.39	0.43	0.52		ns, Max
T <sub>CXCY</sub>	CX input to COUT output	0.30	0.34	0.41		ns, Max
T <sub>DXCY</sub>	DX input to COUT output	0.30	0.33	0.40		ns, Max
T <sub>BYP</sub>	CIN input to COUT output	0.10	0.10	0.12		ns, Max
T <sub>CINA</sub>	CIN input to AMUX output	0.41	0.44	0.50		ns, Max
T <sub>CINB</sub>	CIN input to BMUX output	0.37	0.43	0.53		ns, Max
T <sub>CINC</sub>	CIN input to CMUX output	0.33	0.37	0.44		ns, Max
T <sub>CIND</sub>	CIN input to DMUX output	0.38	0.43	0.52		ns, Max
Sequential Delays		•			•	
T <sub>CKO</sub>	Clock to AQ – DQ outputs	0.40	0.44	0.53		ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs	0.47	0.53	0.66		ns, Max



Table 34: CLB Switching Characteristics (Cont'd)

			Speed Grade				
Symbol	Description		1.0V		0.9V	Units	
		-3	-2/-2L	-1	-2L	=	
Setup and Hold Ti	mes of CLB Flip-Flops Before/After Clock CLK						
T <sub>AS</sub> /T <sub>AH</sub>	A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D Flip Flops					ns, Min	
T <sub>DICK</sub> /T <sub>CKDI</sub>	A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D Flip Flops	0.62/ 0.19	0.70/ 0.21	0.85/ 0.26		ns, Min	
T <sub>CECK_CLB</sub> / T <sub>CKCE_CLB</sub>	CE input to CLK on A – D Flip Flops	0.15/ 0.00	0.17/ 0.00	0.21/ 0.01		ns, Min	
T <sub>SRCK</sub> /T <sub>CKSR</sub>	SR input to CLK on A – D Flip Flops	0.38/ 0.03	0.43/ 0.04	0.53/ 0.05		ns, Min	
T <sub>CINCK</sub> /T <sub>CKCIN</sub>	CIN input to CLK on A – D Flip Flops	0.28/ 0.17	0.31/ 0.19	0.38/ 0.23		ns, Min	
Set/Reset		<b>+</b>	1	1	1		
T <sub>SRMIN</sub>	SR input minimum pulse width	0.59	0.89	1.18		ns, Min	
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops	0.53	0.59	0.71		ns, Max	
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops	0.52	0.58	0.70		ns, Max	
F <sub>TOG</sub>	Toggle frequency (for export control)	1412	1286	1098		MHz	

- 1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
- 2. These items are of interest for Carry Chain applications.

## **CLB Distributed RAM Switching Characteristics (SLICEM Only)**

Table 35: CLB Distributed RAM Switching Characteristics

			Speed Grade				
Symbol	Description		1.0V		0.9V	Units	
		-3	-2/-2L	-1	-2L		
Sequential Delays			"				
T <sub>SHCKO</sub>	Clock to A – B outputs	0.98	1.09	1.32		ns, Max	
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	1.37	1.52	1.84		ns, Max	
Setup and Hold Time	s Before/After Clock CLK	,	11			1	
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.54/ 0.28	0.60/ 0.30	0.72/ 0.35		ns, Min	
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.27/ 0.55	0.29/ 0.60	0.35/ 0.70		ns, Min	
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.38/ 0.10	0.43/ 0.10	0.53/ 0.12		ns, Min	
T <sub>CECK_LRAM</sub> / T <sub>CKCE_LRAM</sub>	CE input to CLK	0.39/ 0.10	0.44/ 0.10	0.53/ 0.11		ns, Min	
Clock CLK		,	•				
T <sub>MPW_LRAM</sub>	Minimum pulse width	0.70	0.82	1.00		ns, Min	
T <sub>MCP</sub>	Minimum clock period	1.40	1.64	2.00		ns, Min	

- A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
- 2. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.



# **CLB Shift Register Switching Characteristics (SLICEM Only)**

Table 36: CLB Shift Register Switching Characteristics

			Speed Grade					
Symbol	Description		1.0V	0.9V	Units			
		-3	-2/-2L	-1	-2L			
Sequential Delays	·	'						
T <sub>REG</sub>	Clock to A – D outputs	1.19	1.21	1.30		ns, Max		
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.58	1.65	1.83		ns, Max		
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	1.09	1.14	1.27		ns, Max		
	mes Before/After Clock CLK	,			1			
T <sub>WS_SHFREG</sub> / T <sub>WH_SHFREG</sub>	WE input	0.37/ 0.10	0.37/ 0.11	0.37/ 0.13		ns, Min		
T <sub>CECK_SHFREG</sub> / T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.37/ 0.10	0.37/ 0.11	0.37/ 0.13		ns, Min		
T <sub>DS_SHFREG</sub> / T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.33/ 0.34	0.35/ 0.35	0.40/ 0.39		ns, Min		
Clock CLK								
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.60	0.70	0.85		ns, Min		

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



# **Block RAM and FIFO Switching Characteristics**

Table 37: Block RAM and FIFO Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Block RAM and FIFO Clock-to-	Out Delays					
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	2.16	2.40	2.76		ns, Max
	Clock CLK to DOUT output (with output register)(4)(5)	0.65	0.73	0.84		ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.81	3.23	3.86		ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.69	0.77	0.89		ns, Max
T <sub>RCKO_DO_CASCOUT</sub> and T <sub>RCKO_DO_CASCOUT_REG</sub>	Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup>	2.57	2.90	3.39		ns, Max
	Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>	1.19	1.32	1.52		ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.81	0.89	0.99		ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.94	1.02	1.14		ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.78	0.85	0.95		ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and	Clock CLK to BITERR (without output register)	2.59	2.98	3.57		ns, Max
T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (with output register)	0.63	0.71	0.82		ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and TRCKO_RDADDR_ECC_REG	Clock CLK to RDADDR output with ECC (without output register)	0.75	0.83	0.94		ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.81	0.90	1.04		ns, Max
Setup and Hold Times Before/	After Clock CLK					
T <sub>RCCK_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.43/ 0.24	0.47/ 0.27	0.54/ 0.30		ns, Min
T <sub>RDCK_DI_WF_NC</sub> / T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.60/ 0.23	0.68/ 0.24	0.80/ 0.25		ns, Min
T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.24/ 0.23	0.26/ 0.24	0.30/ 0.25		ns, Min
T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.41/ 0.26	0.49/ 0.27	0.61/ 0.29		ns, Min
	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.90/ 0.26	1.04/ 0.27	1.24/ 0.28		ns, Min
	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	1.02/ 0.26	1.17/ 0.27	1.39/ 0.28		ns, Min
T <sub>RCCK_CLK</sub> /T <sub>RCKC_CLK</sub>	Inject single/double bit error in ECC mode	0.60/ 0.20	0.68/ 0.21	0.80/ 0.22		ns, Min
T <sub>RCCK_RDEN</sub> /T <sub>RCKC_RDEN</sub>	Block RAM Enable (EN) input	0.42/ 0.21	0.46/ 0.22	0.52/ 0.24		ns, Min
T <sub>RCCK_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.37/ 0.06	0.40/ 0.06	0.45/ 0.07		ns, Min
T <sub>RCCK_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input <sup>(10)</sup>	0.44/ 0.04	0.48/ 0.04	0.53/ 0.05		ns, Min



Table 37: Block RAM and FIFO Switching Characteristics (Cont'd)

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
TRCCK_RSTRAM/TRCKC_RSTRAM	Synchronous RSTRAM input	0.28/ 0.17	0.30/ 0.18	0.32/ 0.19		ns, Min
T <sub>RCCK_WEA</sub> /T <sub>RCKC_WEA</sub>	Write Enable (WE) input (Block RAM only)	0.46/ 0.18	0.51/ 0.19	0.57/ 0.20		ns, Min
T <sub>RCCK_WREN</sub> /T <sub>RCKC_WREN</sub>	WREN FIFO inputs	0.54/ 0.21	0.60/ 0.22	0.69/ 0.24		ns, Min
TRCCK_RDEN/TRCKC_RDEN	RDEN FIFO inputs	0.49/ 0.21	0.57/ 0.22	0.70/ 0.24		ns, Min
Reset Delays (Flags)				•		
T <sub>RCO_RST</sub>	Reset RST to FIFO Flags/Pointers <sup>(11)</sup>	0.90	0.98	1.10		ns, Max
Maximum Frequency				•		
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (Write first and No change modes) When not in SDP RF mode	505	460	385		MHz
F <sub>MAX_BRAM_RF_PERFORMANCE</sub>	Block RAM (Read first, Performance mode) When in SDP RF mode but no address overlap between port A and port B	505	460	385		MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (Read first, Delayed_write mode) When in SDP RF mode and there is possibility of overlap between port A and port B addresses	455	410	340		MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM Cascade (Write first, No change mode) When cascade but not in RF mode	445	400	330		MHz
F <sub>MAX_CAS_RF_PERFORMANCE</sub>	Block RAM Cascade (Read first, Performance mode) When in cascade with RF mode and no possibility of address overlap/one port is disabled	445	400	330		MHz
F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B	415	370	295		MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes without ECC	505	460	385		MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration	415	360	275		MHz

- 1. TRACE will report all of these parameters as  $T_{RCKO\_DO}$ .
- 2. T<sub>RCKO DOR</sub> includes T<sub>RCKO DOW</sub>, T<sub>RCKO DOPR</sub>, and T<sub>RCKO DOPW</sub> as well as the B port equivalent timing parameters.
- 3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
- 4.  $T_{RCKO\ DO}$  includes  $T_{RCKO\ DOP}$  as well as the B port equivalent timing parameters.
- 5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
- $\textbf{6.} \quad \textbf{T}_{RCKO\_FLAGS} \text{ includes the following parameters: } \textbf{T}_{RCKO\_AEMPTY}, \textbf{T}_{RCKO\_AFULL}, \textbf{T}_{RCKO\_EMPTY}, \textbf{T}_{RCKO\_FULL}, \textbf{T}_{RCKO\_RDERR}, \textbf{T}_{RCKO\_WRERR}. \\ \textbf{1} \quad \textbf{1} \quad$
- 7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
- 8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- 9. T<sub>RCKO DI</sub> includes both A and B inputs as well as the parity inputs of A and B.
- 10. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).
- 11. T<sub>RCO FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.



# **DSP48E1 Switching Characteristics**

Table 38: DSP48E1 Switching Characteristics

			Speed	Grade		
Symbol	Description	1.0V			0.9V	
		-3	-2/-2L	-1	-2L	
Setup and Hold Times of Data/Control Pins to	the Input Register Clock					
T <sub>DSPDCK_A_AREG</sub> / T <sub>DSPCKD_A_AREG</sub>	A input to A register CLK	0.26/ 0.12	0.30/ 0.13	0.37/ 0.14		ns
T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>	B input to B register CLK	0.33/ 0.15	0.38/ 0.16	0.45/ 0.18		ns
T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK	0.17/ 0.17	0.20/ 0.19	0.24/ 0.21		ns
T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK	0.25/ 0.18	0.32/ 0.20	0.42/ 0.22		ns
T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>	ACIN input to A register CLK	0.23/ 0.12	0.27/ 0.13	0.32/ 0.14		ns
T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>	BCIN input to B register CLK	0.25/ 0.15	0.29/ 0.16	0.36/ 0.18		ns
Setup and Hold Times of Data Pins to the Pipe	eline Register Clock	•	•	1	•	
T <sub>DSPDCK_{A, B}_MREG_MULT</sub> / T <sub>DSPCKD_B_MREG_MULT</sub>	{A, B} input to M register CLK using multiplier	2.40/ -0.01	2.76/ -0.01	3.29/ -0.01		ns
T <sub>DSPDCK_{A, B}_ADREG</sub> /T <sub>DSPCKD_D_ADREG</sub>	{A, D} input to AD register CLK	1.29/ -0.02	1.48/ -0.02	1.76/ -0.02		ns
Setup and Hold Times of Data/Control Pins to	the Output Register Clock		+			1
T <sub>DSPDCK_{A, B}_PREG_MULT</sub> / T <sub>DSPCKD_{A, B}_PREG_MULT</sub>	{A, B} input to P register CLK using multiplier	4.02/ -0.29	4.60/ -0.29	5.48/ -0.29		ns
T <sub>DSPDCK_D_PREG_MULT</sub> / T <sub>DSPCKD_D_PREG_MULT</sub>	D input to P register CLK using multiplier	3.93/ -0.73	4.50/ -0.73	5.35/ -0.73		ns
T <sub>DSPDCK_{A, B}</sub> _PREG/ T <sub>DSPCKD_{A, B}</sub> _PREG	A or B input to P register CLK not using multiplier	1.73/ -0.29	1.98/ -0.29	2.35/ -0.29		ns
T <sub>DSPDCK_C_PREG</sub> / T <sub>DSPCKD_C_PREG</sub>	C input to P register CLK not using multiplier	1.54/ -0.26	1.76/ -0.26	2.10/ -0.26		ns
TDSPDCK_PCIN_PREG/ TDSPCKD_PCIN_PREG	PCIN input to P register CLK	1.32/ -0.15	1.51/ -0.15	1.80/ -0.15		ns
Setup and Hold Times of the CE Pins						
TDSPDCK_{CEA;CEB}_{AREG;BREG}/ TDSPCKD_{CEA;CEB}_{AREG;BREG}	{CEA; CEB} input to {A; B} register CLK	0.35/ 0.06	0.42/ 0.08	0.52/ 0.11		ns
T <sub>DSPDCK_CEC_CREG</sub> /T <sub>DSPCKD_CEC_CREG</sub>	CEC input to C register CLK	0.28/ 0.10	0.34/ 0.11	0.42/ 0.13		ns
T <sub>DSPDCK_CED_DREG</sub> / T <sub>DSPCKD_CED_DREG</sub>	CED input to D register CLK	0.36/ -0.03	0.43/ -0.03	0.52/ -0.03		ns
T <sub>DSPDCK_CEM_MREG</sub> / T <sub>DSPCKD_CEM_MREG</sub>	CEM input to M register CLK	0.17/ 0.18	0.21/ 0.20	0.27/ 0.23		ns
T <sub>DSPDCK_CEP_PREG</sub> / T <sub>DSPCKD_CEP_PREG</sub>	CEP input to P register CLK	0.36/ 0.01	0.43/ 0.01	0.53/ 0.01		ns
Setup and Hold Times of the RST Pins						
TDSPDCK_{RSTA; RSTB}_{AREG; BREG}/ TDSPCKD_{RSTA; RSTB}_{AREG; BREG}	{RSTA, RSTB} input to {A, B} register CLK	0.41/ 0.11	0.46/ 0.13	0.55/ 0.15		ns
	-					



Table 38: DSP48E1 Switching Characteristics (Cont'd)

		Speed Grade				
Symbol	Description		1.0V			Units
		-3	-2/-2L	-1	-2L	
T <sub>DSPDCK_RSTC_CREG</sub> / T <sub>DSPCKD_RSTC_CREG</sub>	RSTC input to C register CLK	0.07/ 0.10	0.08/ 0.11	0.09/ 0.12		ns
T <sub>DSPDCK_RSTD_DREG</sub> / T <sub>DSPCKD_RSTD_DREG</sub>	RSTD input to D register CLK	0.44/ 0.07	0.50/ 0.08	059/ 0.09		ns
T <sub>DSPDCK_RSTM_MREG</sub> / T <sub>DSPCKD_RSTM_MREG</sub>	RSTM input to M register CLK	0.21/ 0.22	0.23/ 0.24	0.27/ 0.28		ns
T <sub>DSPDCK_RSTP_PREG</sub> / T <sub>DSPCKD_RSTP_PREG</sub>	RSTP input to P register CLK	0.27/ 0.01	0.30/ 0.01	0.35/ 0.01		ns
Combinatorial Delays from Input Pins to Outpu	t Pins					
T <sub>DSPDO_A_CARRYOUT_MULT</sub>	A input to CARRYOUT output using multiplier	3.79	4.35	5.18		ns
T <sub>DSPDO_D_P_MULT</sub>	D input to P output using multiplier	3.72	4.26	5.07		ns
T <sub>DSPDO_B_P</sub>	B input to P output not using multiplier	1.53	1.75	2.08		ns
T <sub>DSPDO_C_P</sub>	C input to P output	1.33	1.53	1.82		ns
Combinatorial Delays from Input Pins to Casca	ding Output Pins					
T <sub>DSPDO_{A; B}_{ACOUT; BCOUT}</sub>	{A, B} input to {ACOUT, BCOUT} output	0.54	0.61	0.73		ns
T <sub>DSPDO_{A, B}_CARRYCASCOUT_MULT</sub>	{A, B} input to CARRYCASCOUT output using multiplier	4.06	4.65	5.54		ns
T <sub>DSPDO_D_CARRYCASCOUT_MULT</sub>	D input to CARRYCASCOUT output using multiplier	3.97	4.54	5.40		ns
T <sub>DSPDO_{A, B}_CARRYCASCOUT</sub>	{A, B} input to CARRYCASCOUT output not using multiplier	1.77	2.03	2.41		ns
T <sub>DSPDO_C_CARRYCASCOUT</sub>	C input to CARRYCASCOUT output	1.58	1.81	2.15		ns
Combinatorial Delays from Cascading Input Pin	ns to All Output Pins			l	l	
T <sub>DSPDO_ACIN_P_MULT</sub>	ACIN input to P output using multiplier	3.65	4.19	5.00		ns
T <sub>DSPDO_ACIN_P</sub>	ACIN input to P output not using multiplier	1.37	1.57	1.88		ns
T <sub>DSPDO_ACIN_ACOUT</sub>	ACIN input to ACOUT output	0.38	0.44	0.53		ns
T <sub>DSPDO_ACIN_CARRYCASCOUT_MULT</sub>	ACIN input to CARRYCASCOUT output using multiplier	3.90	4.47	5.33		ns
T <sub>DSPDO_ACIN_CARRYCASCOUT</sub>	ACIN input to CARRYCASCOUT output not using multiplier	1.61	1.85	2.21		ns
T <sub>DSPDO_PCIN_P</sub>	PCIN input to P output	1.11	1.28	1.52		ns
T <sub>DSPDO</sub> PCIN CARRYCASCOUT	PCIN input to CARRYCASCOUT output	1.36	1.56	1.85		ns
Clock to Outs from Output Register Clock to O	utput Pins		1	I.	II.	1
T <sub>DSPCKO_P_PREG</sub>	CLK (PREG) to P output	0.33	0.37	0.44		ns
T <sub>DSPCKO_CARRYCASCOUT_PREG</sub>	CLK (PREG) to CARRYCASCOUT output	0.52	0.59	0.69		ns
Clock to Outs from Pipeline Register Clock to 0	Output Pins		1			1
T <sub>DSPCKO_P_MREG</sub>	CLK (MREG) to P output	1.68	1.93	2.31		ns
T <sub>DSPCKO_CARRYCASCOUT_MREG</sub>	CLK (MREG) to CARRYCASCOUT output	1.92	2.21	2.64		ns
T <sub>DSPCKO_P_ADREG_MULT</sub>	CLK (ADREG) to P output using multiplier	2.72	3.10	3.69		ns



Table 38: DSP48E1 Switching Characteristics (Cont'd)

			Speed	Grade		
Symbol	Description	1.0V			0.9V	Units
		-3 -2/-2L -1		-1	-2L	
T <sub>DSPCKO_CARRYCASCOUT_ADREG_MULT</sub>	CLK (ADREG) to CARRYCASCOUT output using multiplier	2.96	3.38	4.02		ns
Clock to Outs from Input Register Clock to O	utput Pins		*			
T <sub>DSPCKO_P_AREG_MULT</sub>	CLK (AREG) to P output using multiplier	3.94	4.51	5.37		ns
T <sub>DSPCKO_P_BREG</sub>	CLK (BREG) to P output not using multiplier	1.64	1.87	2.22		ns
T <sub>DSPCKO_P_CREG</sub>	CLK (CREG) to P output not using multiplier	1.69	1.93	2.30		ns
T <sub>DSPCKO_P_DREG_MULT</sub>	CLK (DREG) to P output using multiplier	3.91	4.48	5.32		ns
Clock to Outs from Input Register Clock to Ca	ascading Output Pins		<u>'</u>			
T <sub>DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}</sub>	CLK (ACOUT, BCOUT) to {A,B} register output	0.64	0.73	0.87		ns
TDSPCKO_CARRYCASCOUT_{AREG, BREG}_MULT	CLK (AREG, BREG) to CARRYCASCOUT output using multiplier	4.19	4.79	5.70		ns
T <sub>DSPCKO_CARRYCASCOUT_BREG</sub>	CLK (BREG) to CARRYCASCOUT output not using multiplier	1.88	2.15	2.55		ns
T <sub>DSPCKO_CARRYCASCOUT_DREG_MULT</sub>	CLK (DREG) to CARRYCASCOUT output using multiplier	4.16	4.76	5.65		ns
T <sub>DSPCKO_CARRYCASCOUT_</sub> CREG	CLK (CREG) to CARRYCASCOUT output	1.94	2.21	2.63		ns
Maximum Frequency			<u>'</u>			
F <sub>MAX</sub>	With all registers used	625	550	460		MHz
F <sub>MAX_PATDET</sub>	With pattern detector	530	465	390		MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG	345	305	255		MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect	315	275	230		MHz
F <sub>MAX_PREADD_MULT_NOADREG</sub>	Without ADREG	395	345	290		MHz
F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>	Without ADREG with pattern detect	395	345	290		MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG)	260	225	190		MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect	240	210	175		MHz



# **Configuration Switching Characteristics**

Table 39: Configuration Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Power-up Timing Cha	aracteristics					
T <sub>PL</sub> <sup>(1)</sup>	Program latency	5	5	5		ms, Max
T <sub>POR</sub> <sup>(1)</sup>	Power-on reset	50	50	50		ms, Max
T <sub>PROGRAM</sub>	Program pulse width	250	250	250		ns, Min
CCLK Output (Maste	r Mode)		l	1		1
T <sub>ICCK</sub>	Master CCLK output delay	400	400	400		ns, Min
T <sub>MCCKL</sub>	Master CCLK clock Low time duty cycle	40/60	40/60	40/60		%, Min/Max
T <sub>MCCKH</sub>	Master CCLK clock High time duty cycle	40/60	40/60	40/60		%, Min/Max
F <sub>MCCK</sub>	Master CCLK frequency	100	100	100		MHz, Max
	Master CCLK frequency for AES encrypted x16	50	50	50		MHz, Max
F <sub>MCCK_START</sub>	Master CCLK frequency at start of configuration	3	3	3		MHz, Typ
F <sub>MCCKTOL</sub>			±50	±50		%, Max
CCLK Input (Slave M	odes)			*		
T <sub>SCCKL</sub>	Slave CCLK clock minimum Low time	2.5	2.5	2.5		ns, Min
T <sub>SCCKH</sub>	Slave CCLK clock minimum High time	2.5	2.5	2.5		ns, Min
F <sub>SCCK</sub>	Slave CCLK frequency	100	100	100		MHz, Max
EMCCLK Input (Mast	er Mode)	•	11			
T <sub>EMCCKL</sub>	External master CCLK Low time	2.5	2.5	2.5		ns, Min
T <sub>EMCCKH</sub>	External master CCLK High time	2.5	2.5	2.5		ns, Min
F <sub>EMCCK</sub>	External master CCLK frequency	100	100	100		MHz, Max
Master/Slave Serial N	lode Programming Switching					
T <sub>DCCK</sub> /T <sub>CCKD</sub>	DIN Setup/Hold	5.0/0.0	5.0/0.0	5.0/0.0		ns, Min
T <sub>CCO</sub>	DOUT clock to out	8.5	8.5	8.5		ns, Max
SelectMAP Mode Pro	gramming Switching			-		-
T <sub>SMDCCK</sub> /T <sub>SMCCKD</sub>	D[31:00] Setup/Hold	5.0/0.0	5.0/0.0	5.0/0.0		ns, Min
T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>	CSI_B Setup/Hold	5.0/0.0	5.0/0.0	5.0/0.0		ns, Min
T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>	RDWR_B Setup/Hold	10.0/0.0	10.0/0.0	10.0/0.0		ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out (330 Ω pull-up resistor required)	8.5	8.5	8.5		ns, Max
T <sub>SMCO</sub>	D[31:00] clock to out in readback	8.5	8.5	8.5		ns, Max
F <sub>RBCCK</sub>	Readback frequency	70	70	70		MHz, Max



Table 39: Configuration Switching Characteristics (Cont'd)

			Speed	l Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Boundary-Scan Por	t Timing Specifications	·				
T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>	TMS and TDI Setup/Hold	3.0/2.0	3.0/2.0	3.0/2.0		ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output	8.5	8.5	8.5		ns, Max
F <sub>TCK</sub>	TCK frequency	66	66	66		MHz, Max
BPI Master Flash Me	ode Programming Switching	- 1			l	1
T <sub>BPICCO</sub> <sup>(2)</sup>	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out	8.5	8.5	8.5		ns, Max
T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>	D[15:00] Setup/Hold	5.0/0.0	5.0/0.0	5.0/0.0		ns, Min
SPI Master Flash Me	ode Programming Switching	- 1			l	1
T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>	D[03:00] Setup/Hold	5.0/0.0	5.0/0.0	5.0/0.0		ns, Min
T <sub>SPICCM</sub>	MOSI clock to out	8.5	8.5	8.5		ns, Max
T <sub>SPICCFC</sub>	FCS_B clock to out	8.5	8.5	8.5		ns, Max
Dynamic Reconfigu	ration Port (DRP) for MMCM Before and After DCLK		1		l .	1
T <sub>MMCMDCK_DADDR</sub> / T <sub>MMCMCKD_DADDR</sub>	DADDR Setup/Hold	1.30/ 0.00	1.46/ 0.00	1.69/ 0.00		ns, Min
T <sub>MMCMDCK_DI</sub> / T <sub>MMCMCKD_DI</sub>	DI Setup/Hold	1.30/ 0.00	1.46/ 0.00	1.69/ 0.00		ns, Min
T <sub>MMCMDCK_DEN</sub> / T <sub>MMCMCKD_DEN</sub>	DEN Setup/Hold	1.83/ 0.00	2.05/ 0.00	2.39/ 0.00		ns, Min
T <sub>MMCMDCK_DWE</sub> / T <sub>MMCMCKD_DWE</sub>	DWE Setup/Hold	1.30/ 0.00	1.46/ 0.00	1.69/ 0.00		ns, Min
T <sub>MMCMCKO_DO</sub>	CLK to out of DO <sup>(3)</sup>	3.23	3.76	4.55		ns, Max
T <sub>MMCMCKO_DRDY</sub>	CLK to out of DRDY	0.45	0.51	0.61		ns, Max
F <sub>DCK</sub>	DCLK frequency	200	200	200		MHz, Max

- 1. To support longer delays in configuration, use the design solutions described in UG470: 7 Series FPGA Configuration User Guide.
- 2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
- 3. DO will hold until next DRP operation.



### **Clock Buffers and Networks**

Table 40: Global Clock Switching Characteristics (Including BUFGCTRL)

			Speed Grade					
Symbol	Description		1.0V	0.9V	Units			
		-3	-2/-2L	-1	-2L			
T <sub>BCCCK_CE</sub> /T <sub>BCCKC_CE</sub> <sup>(1)</sup>	CE pins Setup/Hold	0.12/ 0.04	0.14/ 0.04	0.18/ 0.05		ns		
T <sub>BCCCK_S</sub> /T <sub>BCCKC_S</sub> <sup>(1)</sup>	S pins Setup/Hold	0.12/ 0.04	0.14/ 0.04	0.18/ 0.05		ns		
T <sub>BCCKO_O</sub> <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	0.08	0.09	0.11		ns		
Maximum Frequency	·	·						
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG)	600	540	450		MHz		

#### Notes:

### Table 41: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description		1.0V			
		-3	-2/-2L	-1	-2L	
Т <sub>ВІОСКО_О</sub>	Clock to out delay from I to O	1.35	1.52	1.79		ns
Maximum Frequency		·				
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO)	680	680	600		MHz

#### Table 42: Regional Clock Buffer Switching Characteristics (BUFR)

			Speed Grade					
Symbol	Description		1.0V	0.9V	Units			
		-3	-2/-2L	-1	-2L	1		
T <sub>BRCKO_O</sub>	Clock to out delay from I to O	0.91	1.03	1.21		ns		
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set	0.46	0.52	0.62		ns		
T <sub>BRDO_O</sub>	Propagation delay from CLR to O	0.79	0.90	1.05		ns		
Maximum Frequency				•				
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR)	420	375	315		MHz		

#### Notes:

1. The maximum input frequency to the BUFR is the BUFIO  $F_{MAX}$  frequency.

T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are
optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between
clocks.

<sup>2.</sup>  $T_{BGCKO\_O}$  (BUFG delay from I0 to O) values are the same as  $T_{BCCKO\_O}$  values.



Table 43: Horizontal Clock Buffer Switching Characteristics (BUFH)

		Speed Grade				
Symbol	Description		1.0V	0.9V	Units	
		-3	-2/-2L	-1	-2L	-
T <sub>BHCKO_O</sub>	BUFH delay from I to O	0.09	0.10	0.11		ns
T <sub>BHCCK_CE</sub> /T <sub>BHCKC_CE</sub>	CE pin Setup and Hold	0.11/ 0.04	0.14/ 0.05	0.17/ 0.05		ns
Maximum Frequency		1	1			•
F <sub>MAX_BUFH</sub>	Horizontal clock buffer (BUFH)	600	540	450		MHz

# **MMCM Switching Characteristics**

Table 44: MMCM Specification

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
MMCM_F <sub>INMAX</sub>	Maximum Input Clock Frequency	800	800	800		MHz
MMCM_F <sub>INMIN</sub>	Minimum Input Clock Frequency	10	10	10		MHz
F <sub>INJITTER</sub>	Maximum Input Clock Period Jitter	< 20% of clock input period or 1 ns N				ax
MMCM_F <sub>INDUTY</sub>	Allowable Input Duty Cycle: 10—49 MHz	25	25	25		%
	Allowable Input Duty Cycle: 50—199 MHz	30	30	30		%
	Allowable Input Duty Cycle: 200—399 MHz	35	35	35		%
	Allowable Input Duty Cycle: 400—499 MHz	40	40	40		%
	Allowable Input Duty Cycle: >500 MHz	45	45	45		%
MMCM_F <sub>MIN_PSCLK</sub>	Minimum Dynamic Phase Shift Clock Frequency	0.01	0.01	0.01		MHz
MMCM_F <sub>MAX_PSCLK</sub>	Maximum Dynamic Phase Shift Clock Frequency	550	500	450		MHz
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO Frequency	600	600	600		MHz
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO Frequency	1600	1440	1200		MHz
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM Bandwidth at Typical <sup>(1)</sup>	1.00	1.00	1.00		MHz
	High MMCM Bandwidth at Typical <sup>(1)</sup>	4.00	4.00	4.00		MHz
MMCM_T <sub>STATPHAOFFSET</sub>	Static Phase Offset of the MMCM Outputs(2)	0.16	0.21	0.21		ns
T <sub>OUTJITTER</sub>	MMCM Output Jitter <sup>(3)</sup>		1	Note 1	1	- 1
MMCM_T <sub>OUTDUTY</sub>	MMCM Output Clock Duty Cycle Precision <sup>(4)</sup>	0.15	0.20	0.20		ns
MMCM_T <sub>LOCKMAX</sub>	MMCM Maximum Lock Time	100	100	100		μs
MMCM_F <sub>OUTMAX</sub>	MMCM Maximum Output Frequency	800	800	800		MHz
MMCM_F <sub>OUTMIN</sub>	MMCM Minimum Output Frequency <sup>(5)(6)</sup>	4.69	4.69	4.69		MHz
T <sub>EXTFDVAR</sub>	External Clock Feedback Variation	< 2	0% of clock	input period	d or 1 ns M	ax
MMCM_RST <sub>MINPULSE</sub>	Minimum Reset Pulse Width	5.00	5.00	5.00		ns
MMCM_F <sub>PFDMAX</sub>	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	550	500	450		MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	550	500	450		MHz
MMCM_F <sub>PFDMIN</sub>	Minimum Frequency at the Phase Frequency Detector	10	10	10		MHz



Table 44: MMCM Specification (Cont'd)

Symbol			Speed Grade				
	Description		0.9V	Units			
		-3	-2/-2L	-1	-2L		
MMCM Switching Char	acteristics Setup and Hold	,					
T <sub>MMCMDCK_PSEN</sub> / T <sub>MMCMCKD_PSEN</sub>	Setup and Hold of Phase Shift Enable	1.09/ 0.00	1.09/ 0.00	1.09/ 0.00		ns	
TMMCMDCK_PSINCDEC/ TMMCMCKD_PSINCDEC	Setup and Hold of Phase Shift Increment/Decrement	1.09/ 0.00	1.09/ 0.00	1.09/ 0.00		ns	
T <sub>MMCMCKO_PSDONE</sub>	Phase Shift Clock-to-Out of PSDONE	0.61	0.70	0.83		ns	

- 1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 2. The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
   See <a href="http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm">http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm</a>.
- 4. Includes global clock buffer.
- 5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
- 6. When CLKOUT4\_CASCADE = TRUE, MMCM\_F<sub>OUTMIN</sub> is 0.036 MHz.

### **PLL Switching Characteristics**

Table 45: PLL Specification

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
F <sub>INMAX</sub>	Maximum Input Clock Frequency	800	800	800		MHz
F <sub>INMIN</sub>	Minimum Input Clock Frequency	19	19	19		MHz
F <sub>INJITTER</sub>	Maximum Input Clock Period Jitter	< 2	0% of clock	input period	or 1 ns M	ax
F <sub>INDUTY</sub>	Allowable Input Duty Cycle: 19—49 MHz	25	25	25		%
	Allowable Input Duty Cycle: 50—199 MHz	30	30	30		%
	Allowable Input Duty Cycle: 200—399 MHz	35	35	35		%
	Allowable Input Duty Cycle: 400—499 MHz	40	40	40		%
	Allowable Input Duty Cycle: >500 MHz	45	45	45		%
F <sub>VCOMIN</sub>	Minimum PLL VCO Frequency	800	800	800		MHz
F <sub>VCOMAX</sub>	Maximum PLL VCO Frequency	2133	1866	1600		MHz
F <sub>BANDWIDTH</sub>	Low PLL Bandwidth at Typical <sup>(1)</sup>	1.00	1.00	1.00		MHz
	High PLL Bandwidth at Typical <sup>(1)</sup>	4.00	4.00	4.00		MHz
T <sub>STATPHAOFFSET</sub>	Static Phase Offset of the PLL Outputs <sup>(2)</sup>	0.12	0.12	0.12		ns
T <sub>OUTJITTER</sub>	PLL Output Jitter <sup>(3)</sup>		1	Note 1	l	-1
T <sub>OUTDUTY</sub>	PLL Output Clock Duty Cycle Precision <sup>(4)</sup>	0.15	0.20	0.20		ns
T <sub>LOCKMAX</sub>	PLL Maximum Lock Time	100	100	100		μs
F <sub>OUTMAX</sub>	PLL Maximum Output Frequency	800	800	800		MHz
F <sub>OUTMIN</sub>	PLL Minimum Output Frequency <sup>(5)</sup>	6.25	6.25	6.25		MHz
T <sub>EXTFDVAR</sub>	External Clock Feedback Variation	< 2	0% of clock	input period	or 1 ns M	ax
RST <sub>MINPULSE</sub>	Minimum Reset Pulse Width	5.00	5.00	5.00		ns



Table 45: PLL Specification (Cont'd)

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
F <sub>PFDMAX</sub>	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to High or Optimized	550	500	450		MHz
	Maximum Frequency at the Phase Frequency Detector with Bandwidth Set to Low	550	500	450		MHz
F <sub>PFDMIN</sub>	Minimum Frequency at the Phase Frequency Detector	19	19	19		MHz
T <sub>FBDELAY</sub>	Maximum Delay in the Feedback Path	3 ns Max or one CLKIN cycle				
PLL Switching Charact	eristics Setup and Hold					
T <sub>PLLCCK_DEN</sub> / T <sub>PLLCKC_DEN</sub>	Setup and Hold of D enable	1.76/ 0.00	1.97/ 0.00	2.29/ 0.00		ns
T <sub>PLLCCK_DADDR</sub> / T <sub>PLLCKC_DADDR</sub>	Setup and Hold of D address	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00		ns
T <sub>PLLCCK_DI</sub> / T <sub>PLLCKC_DI</sub>	Setup and Hold of D input	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00		ns
T <sub>PLLCCK_DWE</sub> / T <sub>PLLCKC_DWE</sub>	Setup and Hold of D write enable	1.25/ 0.00	1.40/ 0.00	1.63/ 0.00		ns

- 1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 2. The static offset is measured between any PLL outputs with identical phase.
- 3. Values for this parameter are available in the Clocking Wizard. See <a href="http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm">http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm</a>.
- 4. Includes global clock buffer.
- 5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.



### **Artix-7 Device Pin-to-Pin Output Parameter Guidelines**

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 46. Values are expressed in nanoseconds unless otherwise noted.

Table 46: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)

Symbol	Description	Device		1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
LVCMOS Clock-Cap	oable Clock Input to Output Delay using Ou	tput Flip-Flop, 12m	A, Fast Sle	w Rate, with	nout MMCN	I/PLL.	
T <sub>ICKOF</sub>	Clock-capable clock input and OUTFF without MMCM/PLL (near clock region)	XC7A8					ns
		XC7A15					ns
		XC7A30T	6.38	7.16	8.36		ns
		XC7A50T	6.38	7.16	8.36		ns
		XC7A100T	6.41	7.19	8.40		ns
		XC7A200T					ns
		XC7A350T					ns

#### Notes:

Table 47: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)

	Description			Speed Grade				
Symbol		Device		1.0V	0.9V	Units		
			-3	-2/-2L	-1	-2L		
LVCMOS Clock-C	apable Clock Input to Output Delay using O	utput Flip-Flop, 12	mA, Fast Sle	w Rate, <i>witl</i>	hout MMCN	1/PLL.		
T <sub>ICKOF_FAR</sub>	Clock-capable clock input and OUTFF without MMCM/PLL (far clock region)	XC7A8					ns	
		XC7A15					ns	
		XC7A30T	6.38	7.16	8.36		ns	
		XC7A50T	6.38	7.16	8.36		ns	
		XC7A100T	6.71	7.51	8.75		ns	
		XC7A200T					ns	
		XC7A350T					ns	

<sup>1.</sup> Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.



Table 48: Clock-Capable Clock Input to Output Delay With MMCM

Symbol	Description	Device		1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
LVCMOS Clock-Ca	pable Clock Input to Output Delay using Ou	ıtput Flip-Flop, 12	mA, Fast Sle	w Rate, with	л ММСМ.		
T <sub>ICKOFMMCMCC</sub>	Clock-capable clock input and OUTFF with MMCM	XC7A8					ns
		XC7A15					ns
		XC7A30T	3.38	3.79	4.41		ns
		XC7A50T	3.38	3.79	4.41		ns
		XC7A100T	3.38	3.80	4.41		ns
		XC7A200T					ns
		XC7A350T					ns

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
  accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. MMCM output jitter is already included in the timing calculation.

Table 49: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description						
		Device		1.0V		0.9V	Units
			-3 -2/-2L -1	-2L			
LVCMOS Clock-C	apable Clock Input to Output Delay using O	utput Flip-Flop, 12	mA, Fast Sle	w Rate, with	ו PLL.		
T <sub>ICKOF_PLL_CC</sub>	Clock-capable clock input and OUTFF with PLL	XC7A8					ns
		XC7A15					ns
		XC7A30T	3.44	3.85	4.47		ns
		XC7A50T	3.44	3.85	4.47		ns
		XC7A100T	3.44	3.85	4.47		ns
		XC7A200T					ns
		XC7A350T					ns

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. PLL output jitter is already included in the timing calculation.



### **Artix-7 Device Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in Table 50. Values are expressed in nanoseconds unless otherwise noted.

Table 50: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks

				Speed	Grade		
Symbol	Description	Device		1.0V			Units
			-3	-3 -2/-2L -1			
Input Setup and F	lold Time Relative to Global Clock Inpu	t Signal for LVCN	IOS Standar	d. <sup>(1)</sup>			
Del Glo MM	Full Delay (Legacy Delay or Default	XC7A8					ns ns ns ns ns
	Delay) Global Clock Input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks	XC7A15					ns
		XC7A30T	2.01/ 0.41	2.23/ 0.41	2.85/ 0.41		ns
			2.23/ 0.41	2.85/ 0.41		ns	
		XC7A100T	2.22/ 0.51	2.46/ 0.51	2.81/ 0.59		ns
		XC7A200T					ns
		XC7A350T					ns

#### Notes:

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input Flip-Flop or Latch
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

Table 51: Clock-Capable Clock Input Setup and Hold With MMCM

					Units		
Symbol	Description	Device		1.0V			
			-3	-2/-2L	-1	-2L	
Input Setup and	Hold Time Relative to Global Clock Input	Signal for LVCM	OS Standar	d. <sup>(1)</sup>			
Треммсмсс/ Трнммсмсс	No Delay clock-capable clock input and IFF <sup>(2)</sup> with MMCM	XC7A8					ns
		XC7A15					ns
		XC7A30T	1.16/ 0.44	1.21/ 0.46	1.30/ 0.50		ns
			1.30/ 0.50		ns		
		XC7A100T	1.17/ 0.44	1.22/ 0.47	1.31/ 0.50		ns
		XC7A200T					ns
		XC7A350T					ns

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.



Table 52: Clock-Capable Clock Input Setup and Hold With PLL

				Speed	Grade				
Symbol	Description	Device		1.0V			Units		
			-3	-2/-2L	-1	-2L			
Input Setup and Ho	Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for LVCMOS Standard.(1)								
T <sub>PSPLLCC</sub> /	No Delay clock-capable clock input and	XC7A8				1	ns		
T <sub>PHPLLCC</sub>	IFF <sup>(2)</sup> with PLL	XC7A15					ns		
		XC7A30T	1.13/ 0.50	1.18/ 0.52	1.27/ 0.56		ns		
		XC7A50T	1.13/ 1.18/ 1.27/ 0.50 0.52 0.56		ns				
		XC7A100T	1.14/ 0.50	1.18/ 0.52	1.27/ 0.56		ns		
		XC7A200T					ns		
		XC7A350T					ns		

- Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input Flip-Flop or Latch
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.



### **Clock Switching Characteristics**

The parameters in this section provide the necessary values for calculating timing budgets for Artix-7 FPGA clock transmitter and receiver data-valid windows.

Table 53: Duty Cycle Distortion and Clock-Tree Skew

				Speed	Grade			
Symbol	Description	Device		1.0V	1.0V 0.		0.9V	Units
			-3	-2/-2L	-1	-2L		
T <sub>DCD_CLK</sub>	Global Clock Tree Duty Cycle Distortion <sup>(1)</sup>	All	0.15	0.15	0.15		ns	
T <sub>CKSKEW</sub>	Global Clock Tree Skew <sup>(2)</sup>	XC7A8					ns	
		XC7A15					ns	
		XC7A30T	0.20	0.21	0.24		ns	
		XC7A50T	0.20	0.21	0.24		ns	
		XC7A100T	0.20	0.21	0.24		ns	
		XC7A200T					ns	
		XC7A350T					ns	
T <sub>DCD_BUFIO</sub>	I/O clock tree duty cycle distortion	All	0.10	0.10	0.10		ns	
T <sub>BUFIOSKEW</sub>	I/O clock tree skew across one clock region	All	0.09	0.10	0.10		ns	
T <sub>DCD_BUFR</sub>	Regional clock tree duty cycle distortion	All	0.18	0.18	0.18		ns	

<sup>1.</sup> These parameters represent the worst-case duty cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.

The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA\_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.



Table 54: Package Skew

Symbol	Description	Device	Package	Value	Units
T <sub>PKGSKEW</sub>	Package Skew <sup>(1)</sup>	XC7A8	CPG236		ps
			CSG324		ps
			FTG256		ps
		XC7A15	CPG236		ps
			CSG324		ps
			FTG256		ps
		XC7A30T	CSG225		ps
			CSG324		ps
			FTG256		ps
			FGG484		ps
		XC7A50T	CSG225		ps
			CSG324		ps
			FTG256		ps
			FGG484		ps
		XC7A100T	CSG324		ps
			FTG256		ps
			FGG484		ps
			FGG676		ps
		XC7A200T	FBG484		ps
			FBG676		ps
			FFG1156		ps
		XC7A350T	FBG484		ps
			FBG676		ps
			FFG1156		ps

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest flight time to longest flight time from Pad to Ball (7.0 ps per mm).
- 2. Package trace length information is available for these device/package combinations. This information can be used to deskew the package.

Table 55: Sample Window

			Speed	Grade		
Symbol	Description 1.0V 0.9V		0.9V	Units		
		-3	-2/-2L	-1	-2L	<del>-</del>
T <sub>SAMP</sub>	T <sub>SAMP</sub> Sampling Error at Receiver Pins <sup>(1)</sup>		0.67	0.72		ps
T <sub>SAMP_BUFIO</sub>	Sampling Error at Receiver Pins using BUFIO(2)	0.36 0.42 0.48			ps	

- This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
  - These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and
  process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of
  operation. These measurements do not include package or clock tree skew.



Table 56: Pin-to-Pin Setup/Hold and Clock-to-Out

			Speed	Grade		
Symbol	Description	1.0	1.0V		0.9V	Units
		-3 -2/-2L		-1	-2L	
Data Input Setup and Hole	d Times Relative to a Forwarded Clock Input Pin Using	BUFIO				
T <sub>PSCS</sub> /T <sub>PHCS</sub>	Setup/Hold of I/O clock	-0.27/ 1.99	-0.27/ 2.21	-0.27/ 2.56		ns
Pin-to-Pin Clock-to-Out U	sing BUFIO					1
T <sub>ICKOFCS</sub>	Clock-to-Out of I/O clock	6.74	7.59	8.89		ns

### **Revision History**

The following table shows the revision history for this document:

Date	Version	Description
09/26/11	1.0	Initial Xilinx release.

### **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <a href="http://www.xilinx.com/warranty.htm#critapps">http://www.xilinx.com/warranty.htm#critapps</a>.

#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.