שפת תכנון חומרה Verilog - ורילוג

Verilog – Memory Module

Dr. Avihai Aharon

Data Types: Memories

- Memories are modeled in Verilog simply as an array of registers
- Each element of the array is known as a word. Each word can be one or more bits
- It is important not to confuse arrays with net or register vectors
 - vector: n-bits wide single element
 - array: 1-bit or n-bits wide multiple elements
- It is important to differentiate between n 1-bit registers and one n-bit register (reg [7:0] regbyte)

```
reg mem1bit [0:1023]; // memory mem1bit with 1k 1-bit words

reg [7:0] membyte [0:1023]; // memory named membyte with 1k 8-bit words (bytes)

Here [7:0] is the memory width and [0:255] is the memory depth with the following parameters:

Width: 8 bits,


Depth: 256, address 0 corresponds to location 0 in the array.

membyte[address] = data_in; //Storing Values to memory

data_out = membyte[address]; //Reading Values from memory

2
```

Memory block



Depth =
$$2^n$$

Single Port RAM Synchronous Read/Write


```
module ram sp sr sw (
          , // Clock Input
clk
           , // Address Input
address
           , // Data bi-directional
data
           , // Chip Select
CS
           , // Write Enable/Read Enable
we
           // Output Enable
oe
);
parameter DATA WIDTH = 8 ;
parameter ADDR WIDTH = 8 ;
parameter RAM DEPTH = 1 << ADDR WIDTH;</pre>
//----Input Ports-----
input
                   clk
input [ADDR WIDTH-1:0] address ;
input
input
                     we
input
                     oe
//-----Inout Ports-----
inout [DATA WIDTH-1:0] data ;
//----Internal variables-----
reg [DATA WIDTH-1:0] data out ;
reg [DATA WIDTH-1:0] mem [0:RAM DEPTH-1];
```

```
//-----Code Starts Here-----
// Tri-State Buffer control
// output : When we = 0, oe = 1, cs = 1
assign data = (cs && oe && !we) ? data out : 8'bz;
// Memory Write Block
// Write Operation : When we = 1, cs = 1
always @ (posedge clk)
begin : MEM WRITE
  if (cs && we ) begin
       mem[address] = data;
  end
end
// Memory Read Block
// Read Operation : When we = 0, oe = 1, cs = 1
always @ (posedge clk)
begin : MEM READ
  if (cs && !we && oe) begin
       data out = mem[address];
 end
end
endmodule // End of Module ram sp sr sw
```

Single Port RAM Asynch Read, Synch Write

```
-----Code Starts Here-----
// Tri-State Buffer control
// output : When we = 0, oe = 1, cs = 1
assign data = (cs && oe && !we) ? data out : 8'bz;
// Memory Write Block
// Write Operation : When we = 1, cs = 1
always @ (posedge clk)
begin : MEM WRITE
   if (cs && we ) begin
       mem[address] = data;
  end
end
// Memory Read Block
// Read Operation : When we = 0, oe = 1, cs = 1
always @ (address or cs or we or oe)
begin : MEM READ
   if (cs && !we && oe) begin
       data out = mem[address];
   end
end
endmodule // End of Module ram sp ar sw
```

Dual Port RAM



ROM - Loading from File

```
module rom using file (
                                     //Comments are allowed
address , // Address input
                                     1100 1100 // This is first address i.e 8'h00
                                     1010 1010 // This is second address i.e 8'h01
data , // Data output
                                     read en , // Read Enable
                                     0101 1010 // This is address 8'h55
ce // Chip Enable
                                     0110 1001
                                               // This is address 8'h56
);
input [7:0] address;
output [7:0] data;
                                                                memory.list:
input read en;
input ce;
                                                                 00000000
                                                                 0000001
reg [7:0] mem [0:255];
                                                                 00000010
assign data = (ce && read en) ? mem[address] : 8'b0;
                                                                 00000011
initial begin
  $readmemb("memory.list", mem); // memory list is memory file
end
                                                                  11111111
endmodule
```

\$readmemb is used for binary representation of memory content and **\$readmemh** for hex representation.


Pay attention to change the file type to **list** by changing the extension (folder->view->extension $\sqrt{\ }$).

ROM - Loading from File - TB

```
module rom tb;
 req [7:0] address;
 req read en, ce;
 wire [7:0] data;
 integer i;
 initial begin
   address = 0;
   read en = 0;
   ce = 0;
   for (i = 0; i < 256; i = i + 1) begin
    #5 address = i;
    read en = 1;
    ce = 1;
    #5 read en = 0;
    ce = 0;
    address = 0;
   end
 end
rom DUT (
address , // Address input
data , // Data output
read en , // Read Enable
ce // Chip Enable
);
```

ROM – using case

```
always @ (ce or read en or address)
begin
  case (address)
    0 : data = 10;
    1 : data = 55;
    2 : data = 244;
    3 : data = 0;
   4 : data = 1;
    5 : data = 8'hff;
    6 : data = 8'h11;
    7 : data = 8'h1;
    8 : data = 8'h10;
    9 : data = 8'h0;
    10 : data = 8'h10;
    11 : data = 8'h15;
    12 : data = 8'h60;
    13 : data = 8'h90;
    14 : data = 8'h70;
    15 : data = 8'h90;
  endcase
end
endmodule
```



Name of the Pin	Direction	Width	Description
Rst_a	Input	1	Reset Input
Clk	Input	1	Clock Input
wr_en	Input	1	when high write into fifo
rd_en	input	1	when high read from memory
Data_in	Input	4	Data Input
Data_out	Output	4	Data output
Full	Output	1	Fifo status
			1 if fifo is full
Empty	Output	1	Fifo status
	_		1 if fifo is empty

```
module syn fifo (
clk , // Clock input
rst , // Active high reset
wr cs , // Write chip select
rd cs , // Read chipe select
data in , // Data input
rd_en , // Read enable
wr_en , // Write Enable
data out , // Data Output
empty , // FIFO empty
full // FIFO full
);
// FIFO constants
parameter DATA WIDTH = 8;
parameter ADDR WIDTH = 8;
parameter RAM DEPTH = (1 << ADDR WIDTH);</pre>
// Port Declarations
input clk ;
input rst ;
input wr cs ;
input rd cs ;
input rd en ;
input wr en ;
input [DATA WIDTH-1:0] data in ;
output full ;
output empty ;
output [DATA WIDTH-1:0] data out ;
```

```
//----Code Start-----
always @ (posedge clk or posedge rst)
begin : WRITE POINTER
  if (rst) begin
   wr pointer <= 0;
 end else if (wr cs && wr en ) begin
   wr pointer <= wr pointer + 1;
 end
end
always @ (posedge clk or posedge rst)
begin : READ POINTER
  if (rst) begin
   rd pointer <= 0;
 end else if (rd cs && rd en ) begin
   rd pointer <= rd pointer + 1;
 end
end
always @ (posedge clk or posedge rst)
begin : READ DATA
  if (rst) begin
   data out <= 0;
 end else if (rd cs && rd en ) begin
   data out <= data ram;
 end
end
```

```
always @ (posedge clk or posedge rst)
begin : STATUS COUNTER
 if (rst) begin
   status cnt <= 0;
 // Read but no write.
 end else if ((rd cs && rd en) && !(wr cs && wr en)
               && (status cnt != 0)) begin
   status cnt <= status cnt - 1;
 // Write but no read.
 end else if ((wr cs && wr en) && !(rd cs && rd en)
              && (status cnt != RAM DEPTH)) begin
   status cnt <= status cnt + 1;
 end
end
//Dual Port RAM
ram dp ar aw #(DATA WIDTH, ADDR WIDTH) DP RAM (
.address 0 (wr pointer) , // address 0 input
.data_0 (data_in) , // data_0 bi-directional
.cs_0 (wr_cs) , // chip select
.we_0 (wr_en) , // write enable
.oe_0 (1'b0) , // output enable
.address 1 (rd pointer) , // address q input
.data_1 (data_ram) , // data_1 bi-directional
.cs 1 (rd cs) , // chip select
.we_1 (1'b0) , // Read enable
.oe 1 (rd en) // output enable
);
```

Class exercises

- 1. להכין קובץ נתונים לקוד rom_using_file ולקרוא אותו (ניתן להקטין את עומק הזיכרון יש לשים לב לרוחב הכתובת שישתנה בהתאם).
 - יש לשים לב לשנות את הסיומת ל-List ע"פ ההנחיות.
- 2. טסטבנץ' למערכת rom_using_file כאשר בודקים תוכן של כמה כתובות 2,0,3,6,8,11,14 שהוגדרו מראש (לדוגמא נתונים מכתובות 0,3,6,8,11,14
 - 3. טסטבנץ' למערכת ה-FIFO, יש לבדוק את מצבים הקיימים בFIFO כמוכן להציג בדיאגרמת הזמנים את הסיגנלים הפנימיים (כגון: פוינטרים, CNT וכו')