שפת תכנון חומרה ורילוג - Verilog


Verilog – Finite State Machine (FSM)

Dr. Avihai Aharon

Finite State Machines (FSMs)


Each FSM consists of three separate parts:

- next state logic
- state register
- output logic



FSM Example: Divide by 3

- Output should be "1" every 3 clock cycles
 - state S0



FSM in Verilog - Definitions

- We define state and nextstate as 2-bit reg
- The parameter descriptions are optional, it makes reading easier

FSM in Verilog - State Register

- This part defines the state register (memorizing process)
- Sensitive to only clk, reset
- In this example reset is active when '1'

FSM in Verilog - Next State Calculation

- Based on the value of state we determine the value of nextstate
- An always .. case statement is used for simplicity.

FSM in Verilog - Output Assignments


```
// output logic
assign q = (state == S0);
```


- In this example, output depends only on state
 - Moore type FSM
- We used a simple combinational assign

FSM in Verilog – Full code

```
module divideby3FSM (input clk, input reset, output q);
   reg [1:0] state, nextstate;
   parameter S0 = 2'b00;
   parameter S1 = 2'b01;
   parameter S2 = 2'b10;
   always @ (posedge clk, posedge reset) // state register
      if (reset) state <= S0;</pre>
      else
            state <= nextstate;</pre>
                                        // next state logic
   always @ (*)
      case (state)
                                                next
         S0: nextstate = S1;
                                                                    output
                                                           FF
        S1: nextstate = S2;
                                                state
                                                                     logic
         S2: nextstate = S0;
                                                logic
        default: nextstate = S0;
      endcase
   assign q = (state == S0);
                                        // output logic
endmodule
```

Parity checker – Mealy FSM






Parity checker – Mealy FSM

```
module mealy_2processes(input clk, input reset, input x, output reg parity);
    reg state, nextstate;
    parameter S0=0, S1=1;
always @(posedge clk or posedge reset) // always block to update state
if (reset)
     state <= S0;
else
    state <= nextstate;
always @(state or x) // always block to compute both output & nextstate
begin
    parity = 1'b0;
    case(state)
       S0: if(x)
           begin
               parity = 1; nextstate = S1;
           end
           else
                nextstate = S0;
       S1: if(x)
                nextstate = S0;
           else
           begin
                parity = 1; nextstate = S1;
           end
       default:
           nextstate = S0;
    endcase
end
endmodule
```

Parity checker – Mealy FSM

```
module mealy_3processes(input clk, input reset, input x, output reg parity);
     always @(state or x) // always block to compute output
     begin
        parity = 1'b0;
       case(state)
           S0: if(x)
                  parity = 1;
           S1: if(!x)
                 parity = 1;
        endcase
     end
     always @(state or x) // always block to compute nextstate
     begin
        nextstate = S0;
        case(state)
           S0: if(x)
                  nextstate = S1;
           S1: if(!x)
                 nextstate = S1;
           endcase
    end
11
     endmodule
```

Parity checker – Moore FSM



Parity checker – Moore FSM

```
module moore_3processes(input clk, input reset, input x, output reg parity);
    reg state, nextstate;
   parameter S0=0, S1=1;
  always @(posedge clk or posedge reset) // always block to update state
  if (reset)
       state <= S0;
  else
     state <= nextstate;
  always @(state)
                             // always block to compute output
  begin
     case(state)
         S0: parity = 0;
        S1: parity = 1;
     endcase
  end
  always @(state or x) // always block to compute nextstate
  begin
      nextstate = S0;
     case(state)
         S0: if(x)
                nextstate = S1;
         S1: if(!x)
                nextstate = S1;
      endcase
 end
  endmodule
```

FSM Moore template

```
module moore regular template
    input clk, reset,
    input [<size>] input1, input2, ...,
    output reg [<size>] output1, output2, ...,
   parameter [<size state>] // for 4 states : size state = 1:0
    s0 = 0.
   s1 = 1,
   s2 = 2,
    . . . . .
    reg[<size state>] present state, next state;
// state register : present state
// This process contains sequential part and all the D-FF are
// included in this process. Hence, only 'clk' and 'reset' are
// required for this process.
always @(posedge clk, posedge reset) begin
    if (reset) begin
       present state <= s0;
    end
   else begin
       present state <= next state;
    end
end
```

FSM Moore template

```
// next state logic : next state
// This is combinational of the sequential design,
// which contains the logic for next-state
// include all signals and input in sensitive-list except next state
always @(input1, input2, ..., present state) begin
    case (present state)
        s0 : begin
            if (<condition>) begin // if (input1 = 2'b01) then
                next state = sl;
            end
            else if (<condition>) begin // add all the required conditionstion
                next state = ...;
            end
            else begin // remain in current state
                next state = s0;
            end
        end
        sl : begin
            if (<condition>) begin // if (input1 = 2'bl0) then
                next state = s2;
            end
            else if (<condition>) begin // add all the required conditionstions
                next state = ...;
            end
            else begin// remain in current state
                next state = sl;
            end
        end
        s2 : begin
        end
    endcase
end
```

FSM Moore template

```
// combination output logic
// This part contains the output of the design
// no if-else statement is used in this part
// include the present state in sensitive-list in moore FSM
always @(present state) begin
    // default outputs
    output1 = <value>;
    output2 = <value>;
    case (present state)
        s0 : begin
            output1 = <value>;
            output2 = <value>;
        end
        sl : begin
            output1 = <value>;
            output2 = <value>;
            . . .
        end
        s2 : begin
        end
    endcase
end
```

```
// optional D-FF to remove glitches
always @ (posedge clk, posedge reset)
begin
    if (reset) begin
        new_output1 <= ...;
        new_output2 <= ...;
end
else begin
        new_output1 <= output1;
        new_output2 <= output2;
end
end
end</pre>
```

TB - for loop

```
module TB ();
Parameter data = 10'b0011101100;
Integer i;
initial
begin
      for(i=0; i<10; i=i+1)
      begin
        x = data[i];
        # 20
       end
endmodule
```

•
$$F(0) = 0, F(1) = 1$$

•
$$F(n) = F(n-1) + F(n-2)$$
, when $n > 1$

Examples:

$$F_0$$
 F_1 F_2 F_3 F_4 F_5 F_6 F_7 F_8 F_9
0 1 1 2 3 5 8 13 21 34

- Design a FSM with the interface below.
- input_s is "n", and fibo_out is "F(n)".
- Wait in IDLE state until begin_fibo.
- When testbench sees done==1, it will check if fibo_out== F(input_s).

```
module fibonacci calculator (input clk, reset n,
                                input [4:0] input s,
                                input begin fibo,
                                output [15:0] fibo out,
                                output done);
  always @(posedge clk, negedge reset n)
  begin
                             clk
                                                               → fibo out
                                           fibonacci
                          reset n
  end
                                           calculator
endmodule
                          input_s
                                                               → done
                       begin_fibo
```

Basic idea is to introduce 3 registers:

```
reg [4:0] counter; reg [15:0] R0, R1;
```

Set loop counter to "n"

```
counter = input s;
```

 Repeat as long as counter is greater than 1 since we already know what F(0) and F(1) are:

```
counter = counter - 1;

R1 = R1 + R0;

R0 = R1;
```

Finally, set output to "F(n)"

```
done = 1;
fibo out = R0;
```

```
module fibonacci calculator (input clk, reset n,
                              input [4:0] input s,
                              input begin fibo,
                             output [15:0] fibo out,
                             output done);
  parameter IDLE=2'b00, COMPUTE=2'b01, DONE=2'b10;
  reg [1:0] state, Nxt state;
  reg [4:0] count;
  reg [15:0] R1, R0;
  //state register
  always @(posedge clk, negedge reset n)
 begin
   if (!reset n)
      state <= IDLE;</pre>
   else
     state <= Nxt state;</pre>
  end
  // output logic
  assign done = (state== DONE);
  assign fibo out = (state== DONE)? R1 : 16'd0;
 21
```

```
// nextstate logic
 always @(*)
     case (state)
       IDLE:
          if (begin fibo) begin
            count = input s;
            R1 = 1;
           R0 = 0;
           Nxt state = COMPUTE;
          end
          else
           Nxt state = IDLE;
        COMPUTE:
          if (count > 1) begin
            count = count - 1;
           R1 = R1 + R0;
           R0 = R1;
            Nxt state = COMPUTE;
          end else begin
           Nxt state = DONE;
          end
        DONE:
          Nxt state <= IDLE;</pre>
      endcase
endmodule
```