# שפת תכנון חומרה Verilog - ורילוג

**Verilog – Asynchronous Modules** 

Dr. Avihai Aharon

## **Asynchronous Counter**

4-bit asynchronous counter; Ripple counter. This is a simple counter without reset or load aptions.

```
options.
```

```
module counter( clk, count );
input clk;
output[3:0] count;
reg[3:0] count;
wire clk;
initial
        count = 4'b0:
always @( negedge clk )
        count[0] <= ~count[0];
always @( negedge count[0] )
        count[1] <= ~count[1];
always @( negedge count[1] )
        count[2] \leftarrow count[2];
always @( negedge count[2] )
        count[3] \leftarrow count[3];
endmodule
```

## **Asynchronous Counter**

```
module ripple ( input clk,
                input rstn,
                output [3:0] out);
   wire q0;
   wire qn0;
   wire q1;
   wire qn1;
   wire q2;
                                         ff1
                                                            ff2
                                                                               ff3
                                                                                                  ff4
   wire qn2;
   wire q3;
   wire qn3;
                                      clk
                                                         clk
                                                                            clk
                                                                                               clk
                                            qn
                                                               qn
                                                                                  qn
                                                                                                     qn
         dff0 ( .d (qn0),
   dff
                .clk (clk),
                 .rstn (rstn),
                .a (a0),
                .qn (qn0);
                                                            module dff (input d,
                                                                            input clk,
   dff
         dff1 ( .d (qn1),
                                                                            input rstn,
                .clk (q0),
                .rstn (rstn),
                                                                            output reg q,
                .q (q1),
                                                                            output qn);
                .qn (qn1));
                                                               always @ (posedge clk or negedge rstn)
   dff
         dff2 ( .d (qn2),
                                                                  if (!rstn)
                .clk (q1),
                                                                      a <= 0;
                .rstn (rstn),
                                                                  else
                .q (q2),
                                                                     q <= d;
                .qn (qn2));
   dff
         dff3 ( .d (qn3),
                                                               assign qn = ~q;
                .clk (q2),
                                                            endmodule
                .rstn (rstn),
                .q (q3),
                .qn (qn3));
   assign out = \{qn3, qn2, qn1, qn0\};
endmodule
```

### **UART** (Universal Asynchronous Receiver Transmitter)

#### UART, Serial Port, RS-232 Interface

#### **UART Serial Data Stream:**



The baud rate is the rate at which the data is transmitted. For example, 9600 baud means 9600 bits per second.

#### UART parameters:

```
Baud Rate (9600, 19200, 115200, others)
Number of Data Bits (7, 8)
Parity Bit (0n, Off)
Stop Bits (0, 1, 2)
```