



**Materia:**

Diseño de Circuitos Integrados  
Digitales CMOS II

**Nombre de la Tarea:**

Practica 2 – Subtractor

**Nombre del estudiante:**

Gonzalez Diaz Ariel

**Nombre del Profesor:**

Jose Roberto Reyes Baron

**Fecha:**

28 de Agosto del 2023

---

# Introducción

In this practice we need to create a full Subtractor using our FPGA device and compile with VHDL language, for this is necessary have knowledge about of what is a full Subtractor how we made this configuration:

## Subtractor


As their name implies, a **Binary Subtractor** is a decision making circuit that subtracts two binary numbers from each other, for example,  $X - Y$  to find the resulting difference between the two numbers.

Unlike the Binary Adder which produces a SUM and a CARRY bit when two binary numbers are added together, the *binary subtractor* produces a DIFFERENCE, D by using a BORROW bit, B from the previous column. Then obviously, the operation of subtraction is the opposite to that of addition.

We learnt from our maths lessons at school that the minus sign, “-” is used for a subtraction calculation, and when one number is subtracted from another, a borrow is required if the subtrahend is greater than the minuend. Consider the simple subtraction of the two denary (base 10) numbers below.


### Binary Subtraction

**Binary Subtraction** can take many forms but the rules for subtraction are the same whichever process you use. As binary notation only has two digits, subtracting a “0” from a “0” or a “1” leaves the result unchanged as  $0-0 = 0$  and  $1-0 = 1$ . Subtracting a “1” from a “1” results in a “0”, but subtracting a “1” from a “0” requires a borrow. In other words  $0 - 1$  requires a borrow.

Symbol	Truth Table			
	Y	X	DIFFERENCE	BORROW
	0	0	0	0
	0	1	1	0
	1	0	1	1
	1	1	0	0

## Full Binary Subtractor

The main difference between the **Full Subtractor** and the previous **Half Subtractor** circuit is that a full subtractor has three inputs. The two single bit data inputs X (minuend) and Y (subtrahend) the same as before plus an additional *Borrow-in* ( $B_{IN}$ ) input to receive the borrow generated by the subtraction process from a previous stage as shown below.



Then the combinational circuit of a “full subtractor” performs the operation of subtraction on three binary bits producing outputs for the difference D and borrow B-out. Just like the binary adder circuit, the full subtractor can also be thought of as two half subtractors connected together, with the first half subtractor passing its borrow to the second half subtractor as follows.

As the full subtractor circuit above represents two half subtractors cascaded together, the truth table for the full subtractor will have eight different input combinations as there are three input variables, the data bits and the *Borrow-in*,  $B_{IN}$  input. Also includes the difference output, D and the Borrow-out,  $B_{OUT}$  bit.

**Full Subtractor Truth Table**

Symbol	Truth Table				
	B-in	Y	X	Diff.	B-out
	0	0	0	0	0
	0	0	1	1	0
	0	1	0	1	1
	0	1	1	0	0
	1	0	0	1	1
	1	0	1	0	0
	1	1	0	0	1
	1	1	1	1	1

## Equations

$$D = X \oplus Y \oplus BIN$$

$$Bout = 'x.Y + '(X \oplus Y)BIN$$

## Process

Once having this clear we can start with the development of our Full subtractor and analysis his comportment.

Now that we know what we will do we will use our knowledge obtained and develop our vhd file that allows us to declare the inputs and outputs in our design of our code which is as follows:

First is necessary created our project wizard and import the libraries IEEE, now we need to created our entity that's designed our Inputs and Outputs , and say if are a vector. In this case how we can see in the description we note that is necessary a 2 variables and other variable that is de Borrow bit , and in the outputs we have 2 variables that are the result (Diff) and the borrow bit of the Output.

```
1  --Ariel González Díaz
2  -- This code execute a subtractor of 4 bits
3
4  --Import the libraries
5  LIBRARY IEEE;
6  USE IEEE.STD_LOGIC_ARITH.ALL;
7  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
8  USE IEEE.STD_LOGIC_1164.ALL;
9
10 --Created our ENTITY
11 ENTITY fullsubtractor is
12 PORT(
13     A : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
14     B : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
15     Bin : IN STD_LOGIC;
16     Bout : OUT STD_LOGIC;
17     Dif : OUT STD_LOGIC_VECTOR (3 DOWNTO 0 )
18 );
19 END fullsubtractor;
```

Now we need to continue to the code creating the type of the architecture that in this case is Behavioral because depend of the states for his functions and that why need to created a behavioral architecture , first we need to create a process , that this process depends of the 3 parameters that are the inputs (A, B, Bin)

The first variable is the temporal variable of the difference , that accumulate the result of the difference of the inputs.


The other variable is the temporal variable of the Borrow that accumulates 0 or 1

And now we need to create a for sentence because it is a subtractor of 4 bits

And finally, assignment this variables at the outputs and end the Architecture process

```
21 -- create the type of the architecture, in this case is behavioral because it depends
22 ARCHITECTURE Behavioral OF fullsubtractor IS
23 BEGIN
24 PROCESS(A, B, Bin)
25     VARIABLE temp_diff:STD_LOGIC_VECTOR (3 DOWNT0 0); --TEMPORAL VARIABLE
26     VARIABLE temp_borrow : STD_LOGIC;
27 BEGIN
28     temp_diff := (others => '0');
29     temp_borrow := Bin;
30
31     for t in 0 to 3 loop
32         temp_diff(t) := (A(t) XOR B(t) XOR temp_borrow);
33         temp_borrow := ((NOT A(t) AND B(t)) OR ((not A(t) XOR B(t)) AND temp_borrow))
34     END LOOP;
35
36     Dif <= temp_diff;
37     Bout <= temp_borrow;
38
39 END PROCESS;
40 END Behavioral;
41
42
43
```


Now this is all the logic that needs to created our Full subtractor and now we need create a Test Bench template Writer and see if the logic is correct , with this file we can probe un a RTL simulation have a view that describes the comportament that have the program.

The image shows a screenshot of a VHDL test bench file named 'fullsubtractor.vht'. The code is written in VHDL and is used for RTL simulation. It includes variable declarations for A, B, and Bin, and a series of test cases where A, B, and Bin are assigned specific values and the circuit is waited for 10 ns. The test cases cover various combinations of inputs to verify the subtractor's logic. The code is as follows:

```
61 -- variable declarations
62 BEGIN
63     -- code that executes only once
64     A <= "0101";
65     B <= "0010";
66     Bin <= '0';
67     wait for 10 ns;
68
69     A <= "1111";
70     B <= "0000";
71     Bin <= '0';
72     wait for 10 ns;
73
74     A <= "1111";
75     B <= "0110";
76     Bin <= '0';
77     wait for 10 ns;
78
79     A <= "1001";
80     B <= "0110";
81     Bin <= '0';
82     wait for 10 ns;
83
84     A <= "0101";
85     B <= "0010";
86     Bin <= '1';
87     wait for 10 ns;
88
89 WAIT;
90 END PROCESS init;
```


In this picture we can see that we have 5 possible cases and check with the simulation this states that we describe in the test bench.


If we check in the simulation we have something similar like this



How we can see , we have the result that we hope and prove that the code is successful and because all the test are correct

Now the finally step is assigned our inputs and outputs to the FPGA and recompile our program for the fisical test , we need go to the pin planner with Ctrl + Shift + N





Once that we assignment our inputs and outputs in the FPGA we can programming the FPGA and executes the code.

## Conclusion

In this practice we were able to observe the operation of a complete subtractor of 4 bits and how to obtain the equations to make it work, in addition to understanding in a better way how to use our FPGA and have one of the multiple functions that it has.

<https://www.electronics-tutorials.ws/combinational/binary-subtractor.html>

*Full Subtractor in Digital Logic.* (2017, October 10). GeeksforGeeks; GeeksforGeeks.

<https://www.geeksforgeeks.org/full-subtractor-in-digital-logic/>

*Full Subtractor | Definition | Circuit Diagram | Truth Table | Gate Vidyalay.* (n.d.).

<https://www.gatevidyalay.com/full-subtractor/>

*BYJU'S Exam Prep.* (2022). @Gradeupapp. <https://byjusexamprep.com/full-subtractor-i>

*Virtual Labs.* (2023). Vlabs.ac.in. <https://de-iitr.vlabs.ac.in/exp/half-full-subtractor/theory.html>