





Functional Verification for Agile Processor Development: A Case for Workflow Integration



























Yi-Nan Xu

Kai-Fan Wang Hua-Qiang Wang Jia-Wei Lin

Yue Jin

Lin-Juan Zhang Zi-Fei Zhang


Dan Tang

Sa Wang

Kan Shi


Ning-Hui Sun Yun-Gang Bao

The Era of Agile Processor Development



Dynamic Functional Verification

Design **Under Test** (DUT)




Model

(REF)

Test


Dynamic Functional Verification with Agile Development



Proposed Methods and Tools

Diff-Rule Based Agile Verification (DRAV)

Runtime Behavioral Hints



Verifying RISC-V Processors

Rocket Chip Generator



RISC-V CPU

NutShell (果壳)



XiangShan (香山)



- ArchEvent
- InstrCommitEvent
- TrapEvent
- **CSRState**
- DebugModeState
- ArchIntRegState
- ArchFpRegState
- ArchIntDelayedUpdate
- ArchFpDelayedUpdate

- IntWritebackEvent
- FpWritebackEvent
- StoreEvent
- SbufferEvent
- LoadEvent
- AtomicEvent
- RefillEvent
- LrScEvent

Information Probes

RISC-V REF

Spike

NEMU

- memcpy
- regcpy
- exec
- guided exec
- raise intr
- debug_mem_sync
- store commit

- csrcpy
- uarch sync
- update config
- load_flash_bin
- set ramsize
- disambiguation_state


REF Proxy Interfaces.




Verifying RISC-V Processors – Cont.

33 Functional Bugs Found in NutShell

Category	Bug ID	Descriptions
Arithmetic	769669f	32-bit AMO instructions do not sign-extend the 32-bit operands.
CSR Operations	42c8460 ef78025 5b60e9c b86c319 6f4cd05	Reserved and non-writable fields in mstatus may be written by CSR instructions. The virtual address is not zero-extended to 64-bit if virtual memory is disabled. mtval/stval is incorrectly updated without considering the exception delegation. mstatus.mprv is not cleared when MRET/SRET to a mode less privileged than M. mstatus.mpp is updated and read with an illegal value (ModeH).
Access Control	54367ce f23acbf 5dd6a74 ccd9c7f 7f928a3 f8acb2a c508b32	An illegal jump target causes mistakenly executed load/store operations. Misaligned LR/SC operations are not detected as address-misaligned exceptions. Non-existent CSRs such as pmpcfg1 and pmpcfg3 are enabled in RV64. CSRRC/CSRRCI causes write side effects when rs1=x0 or uimm[4:0]=0. SC incorrectly updates the reservation sets that should be set by LR only. mstatus.TVM does not intercept supervisor virtual-memory management operations. Large pages with misaligned PPNs are not detected as page-fault exceptions.




Higher Coverage for NutShell and REF



<1% Performance Overhead for Snapshots
An Order of Magnitude Lower than SOTA

How? Workflow Integration!



Key Principles: Collaborative Task Delegation + Dynamic Information Exchange







Functional Verification for Agile Processor Development: A Case for Workflow Integration

A Paper from the XiangShan Team



More papers at



