

# Functional Verification for Agile Processor Development: A Case for Workflow Integration



Yi-Nan Xu



Zi-Hao Yu



Kai-Fan Wang



Hua-Qiang Wang



Jia-Wei Lin




Yue Jin



Lin-Juan Zhang



Zi-Fei Zhang



Dan Tang



Sa Wang



Kan Shi




Ning-Hui Sun




Yun-Gang Bao

# The Era of Agile Processor Development




Waterfall Model




Agile Model

# Dynamic Functional Verification

Design  
Under Test  
(DUT)




Reference  
Model  
(REF)



Test  
Generation

Fault Analysis



Mismatch

Co-Simulation

# Dynamic Functional Verification with Agile Development


CHISEL

Design  
Under Test  
(DUT)

Rocket Chip Generator

NutShell (果壳)

XiangShan (香山)



Spike RISC-V ISA Simulator

NEMU

imperas OVP  
Open Virtual Platforms



RISCV Sail Model

Dromajo

Reference  
Model  
(REF)

???

Fault Analysis

???

GTKWave  
Synopsys DVE/Verdi

Mismatch

Co-Simulation

???


eembc/coremark  
OSCPU/nexus-am  
SPEC CPU® 2006  
riscv-non-isa/riscv-arch-test  
chipsalliance/riscv-dv

Test  
Generation

???

# Proposed Methods and Tools

## Diff-Rule Based Agile Verification (DRAV)



# Verifying RISC-V Processors

## RISC-V CPU

Rocket Chip Generator 

NutShell (果壳) 

XiangShan (香山) 

- ArchEvent
  - InstrCommitEvent
  - TrapEvent
  - CSRState
  - DebugModeState
  - ArchIntRegState
  - ArchFpRegState
  - ArchIntDelayedUpdate
  - ArchFpDelayedUpdate
  - IntWritebackEvent
  - FpWritebackEvent
  - StoreEvent
  - SbufferEvent
  - LoadEvent
  - AtomicEvent
  - RefillEvent
  - LrScEvent
- Information Probes*

## RISC-V REF

Spike

NEMU


- memcpy
  - regcpy
  - exec
  - guided\_exec
  - raise\_intr
  - debug\_mem\_sync
  - store\_commit
  - csrcpy
  - uarch\_sync
  - update\_config
  - load\_flash\_bin
  - set\_ramsize
  - disambiguation\_state
- REF Proxy Interfaces*

**Co-Simulation**


# Verifying RISC-V Processors – Cont.

## 33 Functional Bugs Found in NutShell

Category	Bug ID	Descriptions
Arithmetic	769669f	32-bit AMO instructions do not sign-extend the 32-bit operands.
CSR Operations	42c8460	Reserved and non-writable fields in <code>mstatus</code> may be written by CSR instructions.
	ef78025	The virtual address is not zero-extended to 64-bit if virtual memory is disabled.
	5b60e9c	<code>mtval/stval</code> is incorrectly updated without considering the exception delegation.
	b86c319	<code>mstatus.mprv</code> is not cleared when MRET/SRET to a mode less privileged than M.
	6f4cd05	<code>mstatus.mpp</code> is updated and read with an illegal value (ModeH).
Access Control	54367ce	An illegal jump target causes mistakenly executed load/store operations.
	f23acbf	Misaligned LR/SC operations are not detected as address-misaligned exceptions.
	5dd6a74	Non-existent CSRs such as <code>pmppcfg1</code> and <code>pmppcfg3</code> are enabled in RV64.
	ccd9c7f	CSRRC/CSRRCI causes write side effects when <code>rs1=x0</code> or <code>uimm[4:0]=0</code> .
	7f928a3	SC incorrectly updates the reservation sets that should be set by LR only.
	f8acb2a	<code>mstatus.TVM</code> does not intercept supervisor virtual-memory management operations.
	c508b32	Large pages with misaligned PPNs are not detected as page-fault exceptions.




## Higher Coverage for NutShell and REF



**<1% Performance Overhead for Snapshots**  
**An Order of Magnitude Lower than SOTA**

# How? Workflow Integration!



**Key Principles: Collaborative Task Delegation + Dynamic Information Exchange**



# Functional Verification for Agile Processor Development: A Case for Workflow Integration

---

*A Paper from the XiangShan Team*



More papers at



微信搜一搜

香山开源处理器