

Latte: Locality Aware Transformation for High Level Synthesis

Jason Cong, Peng Wei, Cody Hao Yu, Peipei Zhou*



Motivation

Motivation

Frequency decreases as design size scales out in HLS accelerators

res.

local_key[0][KEY_SIZE]
Broadcas

to local_key[1..NumPE][

(b) broadcast

77777

final_match 📩

NumPE kernels

loop unrolling

memcpy():


DRAM interface <-> on-chip

or to PEs directly

n_match[0..NumPE] from PEs

freq.

- Severe frequency degradation:
- 30% chip resource -> 200MHz
- 74% chip resource -> 150MHz
- 90% chip resource -> 132MHz
- Extreme case: FFT, 88% area -> 57MHz



Common Practice Accelerator

ocal_in_B[NumPE][BUF_IN_PER_PE];
ocal_out_A[NumPE][BUF_OUT_PER_PE], # memory partitioning
ocal_out_B[NumPE][BUF_OUT_PER_PE];

local_in [NumPE][...

local_out [NumPE][...]

0; i < data_size/BUF_IN_SIZE+1; i++) {

(a) scatter and gather

buffer_load(local_in_A, global_in+i*BUF_IN_SIZE);

buffer_load(local_in_B, global_in+i*BUF_IN_SIZE);

buffer_store(global_out+i*BUF_OUT_SIZE, local_out_A);

buffer_compute(local_in_A, local_out_A);
buffer_store(global_out+i*BUF_OUT_SIZE, local_out_B);

buffer_compute(local_in_B, local_out_B);

22 void buffer_compute(int** local_in, int** local_out) {

for(int j = 0; j < BUF_IN_PER_PE; j++) { // for each PE</pre>

local_in[i][j] = global_in[i*BUF_IN_PER_PE + j];}

8 void buffer_store(int* global_out, int local_out[NumPE][]) {
9 memcpy(global_out, local_out, BUF_OUT_SIZE);
10 // for loop (similar to buffer_load, not shown)

PE_kernel(local_in[i], local_out[i]);}

for (int i=0; i<NumPE; i++) {</pre>

// kernel replication

Achilles' heel

- Identify four common collective communication and computation pattern: scatter, gather, broadcast and reduce.
 - One-to-all or all-to-one on-chip data movement
 - Wirelength scales up -> critical path delay
 - Patterns are used in most, if not all, accelerators

Deficilitation	Domain	Scatter	Gaulei	Dioaucast	Reduce
AES	Encryption	√ ★	√ ★	√	
FFT	Signal	√	√ ★		
GEMM	Algebra	√	√ ★	√ ★	
KMP	String	√		√	√ ★
NW	Bioinfo.	√	√		
SPMV	Algebra	√	√ ★	√	
STENCIL	Image	√	√ ★	√	
VITERBI	DP	√	√		

Checkmark \checkmark represents the design has the pattern. A star * represents that a critical path lies in the pattern.


For broadcast, GEMM uses bc_in_compute while others use bc_by_copy.




Ouch! Painful -> Latte

Chip Layout Look Like?

- Scattered distribution of local buffers (PEs)
- **HLS optimistically estimate memcpy() function** wire delay without considering the locality of partitioned local buffer banks






Broadcast and reduce are similar to the patterns of scatter and gather;

Latte-optimized design improves timing of the baseline by 1.50x with only 3.2% LUT overhead •30% chip resource, 200MHz -> 227MHz •74% chip resource, 150MHz -> 189MHz •90% chip resource, 132MHz -> 175MHz •Extreme case: FFT, 88%, 57MHz -> 152MHz (61%, 200MHz) -86.289x + 252.49res. util. **How does Latte work?**

"Caffè" Latte

Latte boosts frequency



Latte in HLS

260 lines of code (LOC) to manually implement Latte in HLS, 10x more than baseline code

PTC in Scatter Code snippet

1 #include <hls_stream.h> 2 int local_in[GN][GS][BUF_IN_PER_PE]; // redef. 3 void PTC_load(int local_in[GN][GS][], int* global_in) { 5 #pragma HLS dataflow hls::stream<int> fifo[GN];// FIFOs, in Fig. 7a ptc_put(global_in, fifo[0]); for (int i = 0; i < GN-2; i++) { ptc_in(fifo[i], fifo[i+1], local_in[i], GN-1-i);} ptc_in(fifo[GN-1], local_in[GN-1]); 12 void ptc_put(int* global_in, stream<int> &fifo){ 13 for (int i=0; i<NumPE; i++)</pre> for(int j = 0; j < BUF_IN_PER_PE; j++) {</pre> 15 #pragma HLS pipeline fifo << global_buf[i*BUF_IN_PER_PE+j]; } 18 void ptc_in(// #0..GN-2 ptc_in, in Fig. 7b 19 stream<int>&fifo_in, stream<int> &fifo_out, 20 int local_set[GS][BUF_IN_PER_PE], int todo) { 21 int i, j, k; int tmp; 22 for(i= 0; i < GS; i++) { // to local first tmp = fifo_in.read(); local_set[i][j] = tmp; 27 for (k=0; k < todo; k++) // to next ptc28 for (i = 0; i < GS; i++) { for(j = 0; j < BUF_IN_PER_PE; j++) {</pre> tmp = fifo_in.read(); fifo_out.write(tmp);


Can we do better? Yes!

Latte Automation

- Latte provides semiautomatic framework
 - Users insert simple Latte pragmas into userwritten HLS kernel
 - 260 -> 10 LOC, pragma indicates 1. buffers 2. pattern to be optimized

variable that needs pattern optimization 1 #pragma latte scatter var="local_in_B" 2 int local_in_B[NumPE][BUF_IN_PER_PE];

- Different PTC group sizes (#GS) are launched
- Best design configuration is picked



Latte is "Light Roast"

- ◆Latte improves freq. with negligible overhead
 - 1.50x with 3.2% LUT, 5.1% FF on average
 - 2.66x with 2.7% LUT, 5.1%FF at max
 - helps greatly in frequency degradation

linear layout of PTCs in gather pattern in FFT with 64 PEs and 16 PTCs

Racolina vs Latta

baseline vs Latte								ptc_3otc_4
Bench.	type	N / GS	LUT	FF	DSP	BRAM	Freq.	The second secon
AES	ori.	320 /	50.4%	17.3%	0.1%	76.3%	127	XOY6
	latte	/ 32	1.017	1.009	1	1	165, 1.30x	ptc_6ote_5
FFT	ori.	64 /	50.5%	23.2%	88.9%	78.5%	57	
	latte	/ 4	1.027	1.056	1	1	152, 2.66x	ptchili
GEMM	ori.	512 /	37.8%	29.6%	71.1%	69.7%	131	<mark>▝▝▞▞▀▘▀▀▞▞</mark> ▀▘▀▘▀
	latte	/ 16	1.044	0.962	1	1	207, 1.58x	ptc 8 ptc 7
KMP	ori.	96 /	5.0%	3.0%	0.2%	52.3%	126	
	latte	/ 24	1.045	1.174	1	1	195, 1.54x	
NW	ori.	160 /	65.1%	50.7%	0.0%	78.2%	174	otc 18. otc get otc 9
	latte	/ 80	0.995	0.997	1	1	177, 1.02x	ptc_13 ptc_get ptc_9 +
SPMV	ori.	48 /	19.1%	11.9%	18.9%	93.2%	160	
	latte	/ 6	1.029	1.037	1	1	192, 1.20x	este 14 septe 10
STENCIL	ori.	64 /	12.9%	10.9%	48.1%	87.1%	141	ptc 15
	latte	/ 16	1.094	1.139	1	1	188, 1.33x	
VITERBI	ori.	192 /	72.0%	25.7%	10.8%	39.3%	155	
	latte	/ 12.	1.008	1.031			168 1.08x	
Average	ori.	/	NA	NA	NA	NA	120	
	latte	/	1.032	1.051	1	1	181, 1.50x	