31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7				rs2	r	s1	fun	ct3		$\operatorname{rd}$	ope	code	R-type
	ir	nm[	11:0	)]		r	s1	fun	ct3		$\operatorname{rd}$	ope	code	I-type
	imm[11:5	5]			rs2	r	s1	fun	ct3	imr	n[4:0]	ope	code	S-type
i	mm[12 10]	):5]			rs2	r	s1	fun	ct3	imm	[4:1 11]	ope	code	B-type
imm[31:12]										$\operatorname{rd}$	ope	code	U-type	
imm[20 10:1 11 19:12]									rd	ope	code	J-type		

# RV32I Base Instruction Set

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	3
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
imm[12 10:5] rs2 rs1 001 $imm[4:1 11]$ 1100011 BNI	
imm[12 10:5] rs2 rs1 100 $imm[4:1 11]$ 1100011 BLT	
imm[12 10:5] rs2 rs1 101 $imm[4:1 11]$ 1100011 BGI	U
imm[12 10:5] rs2 rs1 110 $imm[4:1 11]$ 1100011 BLT	
imm[12 10:5] rs2 rs1 111 $imm[4:1 11]$ 1100011 BGI	U
imm[11:0] rs1 000 rd 0000011 LB	
imm[11:0] rs1 001 rd 0000011 LH	
imm[11:0] rs1 010 rd 0000011 LW	
imm[11:0] rs1 100 rd 0000011 LBU	
imm[11:0] rs1 101 rd 0000011 LHU	
imm[11:5] rs2 rs1 000 $imm[4:0]$ 0100011 SB	
imm[11:5] rs2 rs1 001 $imm[4:0]$ 0100011 SH	
imm[11:5] rs2 rs1 010 $imm[4:0]$ 0100011 SW	
imm[11:0] rs1 000 rd 0010011 ADI	I
imm[11:0] rs1 010 rd 0010011 SLT	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	U
imm[11:0] rs1 100 rd 0010011 XOI	I
imm[11:0] rs1 110 rd 0010011 ORI	
imm[11:0] rs1 111 rd 0010011 ANI	I
00000000 shamt rs1 001 rd 0010011 SLL	
0000000 shamt rs1 101 rd 0010011 SRI	[
0100000 shamt rs1 101 rd 0010011 SRA	I
00000000 rs2 rs1 000 rd 0110011 ADI	)
01000000 rs2 rs1 000 rd 0110011 SUE	
00000000 rs2 rs1 001 rd 0110011 SLL	
00000000 rs2 rs1 010 rd 0110011 SLT	
00000000 rs2 rs1 011 rd 0110011 SLT	J
00000000 rs2 rs1 100 rd 0110011 XOI	,
00000000 rs2 rs1 101 rd 0110011 SRL	
01000000 rs2 rs1 101 rd 0110011 SRA	
00000000 rs2 rs1 110 rd 0110011 OR	
00000000 rs2 rs1 111 rd 0110011 ANI	)
0000         pred         succ         00000         000         00000         0001111         FEN	CE
0000 0000 0000 00000 001 00000 0001111 FEN	CE.I
000000000000 0000 000 0000 1110011 ECA	LL
000000000001 00000 000 00000 1110011 EBF	EAK
csr rs1 001 rd 1110011 CSF	RW
csr rs1 010 rd 1110011 CSF	RS
csr rs1 011 rd 1110011 CSF	RC
csr zimm 101 rd 1110011 CSF	RWI
csr zimm 110 rd 1110011 CSF	RSI
csr zimm 111 rd 1110011 CSF	RCI

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct	7			rs2	rs	s1	fun	ct3	rd		op	code	R-type
		imm	[11:0]			rs	s1	fun	ct3	rd		op	code	I-type
j	mm[11]	L:5]			rs2	rs	s1	func	ct3	imm[4	1:0]	op	code	S-type

## RV64I Base Instruction Set (in addition to RV32I)

		`		,	<b>,</b>	
imm	11:0]	rs1	110	rd	0000011	LWU
imm[	11:0]	rs1	011	rd	0000011	LD
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
010000	shamt	rs1	101	rd	0010011	SRAI
imm[	11:0]	rs1	000	rd	0011011	ADDIW
0000000	shamt	rs1	001	rd	0011011	SLLIW
0000000	shamt	rs1	101	rd	0011011	SRLIW
0100000	shamt	rs1	101	rd	0011011	SRAIW
0000000	rs2	rs1	000	rd	0111011	ADDW
0100000	rs2	rs1	000	rd	0111011	SUBW
0000000	rs2	rs1	001	rd	0111011	SLLW
0000000	rs2	rs1	101	rd	0111011	SRLW
0100000	rs2	rs1	101	rd	0111011	SRAW

#### RV32M Standard Extension

0000001	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	MUL
0000001	rs2	rs1	001	rd	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	$^{\mathrm{rd}}$	0110011	MULHU
0000001	rs2	rs1	100	$^{\mathrm{rd}}$	0110011	DIV
0000001	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	DIVU
0000001	rs2	rs1	110	$^{\mathrm{rd}}$	0110011	REM
0000001	rs2	rs1	111	$^{\mathrm{rd}}$	0110011	REMU

#### RV64M Standard Extension (in addition to RV32M)

0000001	rs2	rs1	000	rd	0111011	MULW
0000001	rs2	rs1	100	rd	0111011	DIVW
0000001	rs2	rs1	101	rd	0111011	DIVUW
0000001	rs2	rs1	110	rd	0111011	REMW
0000001	rs2	rs1	111	$^{\mathrm{rd}}$	0111011	REMUW

#### RV32A Standard Extension

00010		1	00000	1	010	1	0101111	TDW
00010	aq	rl	00000	rs1	010	$^{\mathrm{rd}}$	0101111	LR.W
00011	aq	rl	rs2	rs1	010	$^{\mathrm{rd}}$	0101111	SC.W
00001	aq	rl	rs2	rs1	010	rd	0101111	AMOSWAP.W
00000	aq	rl	rs2	rs1	010	rd	0101111	AMOADD.W
00100	aq	rl	rs2	rs1	010	rd	0101111	AMOXOR.W
01100	aq	rl	rs2	rs1	010	rd	0101111	AMOAND.W
01000	aq	rl	rs2	rs1	010	rd	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	rd	0101111	AMOMIN.W
10100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAX.W
11000	aq	rl	rs2	rs1	010	rd	0101111	AMOMINU.W
11100	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOMAXU.W

31	27	26	25	24		20	19	15	14	12	11	7	6	0	
	funct	7			rs2		rs1		fune	ct3	ro	l	opco	ode	R-type
	rs3	fun	ct2		rs2		rs1		fune	ct3	ro	l	opco	ode	R4-type
		imm[	[11:0]				rs1		func	ct3	rd	l	opce	ode	I-type
	imm[11]	.:5]			rs2		rs1		func	ct3	imm[	4:0]	opce	ode	S-type

## RV64A Standard Extension (in addition to RV32A)

00010	0.0	<sub>10</sub> 1	00000	no1	011	$^{\mathrm{rd}}$	0101111	LR.D
00010	aq	rl	00000	rs1	011	10	0101111	_
00011	aq	rl	rs2	rs1	011	$_{ m rd}$	0101111	SC.D
00001	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOSWAP.D
00000	aq	rl	rs2	rs1	011	rd	0101111	AMOADD.D
00100	aq	rl	rs2	rs1	011	rd	0101111	AMOXOR.D
01100	aq	rl	rs2	rs1	011	rd	0101111	AMOAND.D
01000	aq	rl	rs2	rs1	011	rd	0101111	AMOOR.D
10000	aq	rl	rs2	rs1	011	rd	0101111	AMOMIN.D
10100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAX.D
11000	aq	rl	rs2	rs1	011	rd	0101111	AMOMINU.D
11100	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111	AMOMAXU.D

## RV32F Standard Extension

	imm[11:0]		rs1	010	rd	0000111	FLW
imm[11	.:5]	rs2	rs1	010	imm[4:0]	0100111	FSW
rs3	00	rs2	rs1	rm	rd	1000011	FMADD.S
rs3	00	rs2	rs1	rm	rd	1000111	FMSUB.S
rs3	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1001011	FNMSUB.S
rs3	00	rs2	rs1	rm	rd	1001111	FNMADD.S
000000	00	rs2	rs1	rm	rd	1010011	FADD.S
000010	00	rs2	rs1	rm	rd	1010011	FSUB.S
000100	00	rs2	rs1	rm	rd	1010011	FMUL.S
000110	00	rs2	rs1	rm	rd	1010011	FDIV.S
010110	00	00000	rs1	rm	rd	1010011	FSQRT.S
001000	0010000 rs2		rs1	000	rd	1010011	FSGNJ.S
001000	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FSGNJN.S
001000	00	rs2	rs1	010	rd	1010011	FSGNJX.S
001010	00	rs2	rs1	000	rd	1010011	FMIN.S
001010	00	rs2	rs1	001	rd	1010011	FMAX.S
110000	00	00000	rs1	rm	rd	1010011	FCVT.W.S
110000	00	00001	rs1	rm	rd	1010011	FCVT.WU.S
111000	00	00000	rs1	000	rd	1010011	FMV.X.W
101000	00	rs2	rs1	010	rd	1010011	FEQ.S
101000	1010000		rs1	001	$^{\mathrm{rd}}$	1010011	FLT.S
101000	1010000		rs1	000	rd	1010011	FLE.S
1110000		00000	rs1	001	rd	1010011	FCLASS.S
1101000		00000	rs1	rm	rd	1010011	FCVT.S.W
1101000		00001	rs1	rm	rd	1010011	FCVT.S.WU
1111000		00000	rs1	000	rd	1010011	FMV.W.X

31	27 26 2	5 24 20	19 15	14 12	11 7	6 0							
	funct7	rs2	rs1	funct3	rd	opcode	R-type						
	rs3 funct	2 rs2	rs1	funct3	rd	opcode	R4-type						
	imm[1]	1:0]	rs1	funct3	rd	opcode	I-type						
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type						
	<b>BV</b> 6/1	F Standard Ex	tension (in	addition	to BV32F	)							
	1100000	00010	rs1	rm	rd	1010011	FCVT.L.S						
	1100000	00011	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.LU.S						
	1101000	00010	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.S.L						
	1101000	00011	rs1	rm	rd	1010011	FCVT.S.LU						
		DI/22D (				l	_						
				011		0100111	FSD						
	imm[11:5] rs3 01	rs2 $rs2$	rs1		$\begin{array}{c} \text{imm}[4:0] \\ \text{rd} \end{array}$	10000111	FMADD.D						
	rs3 01	rs2	rs1	rm	rd	1000011	FMSUB.D						
	rs3 01	rs2	rs1	rm	rd	1000111	FNMSUB.D						
	rs3 01	rs2	rs1	rm	rd	1001011	FNMADD.D						
	0000001	rs2	rs1	rm	rd	10101111	FADD.D						
	000001	rs2	rs1	rm	rd	1010011	FSUB.D						
	000101	rs2	rs1	rm	rd	1010011	FMUL.D						
	0001001	rs2	rs1	rm	rd	1010011	FDIV.D						
	0101101		rs1	rm		1010011							
	0010001	$\begin{array}{c c} & 00000 \\ & rs2 \end{array}$	rs1 rs1	rm 000	rd rd	1010011	FSQRT.D FSGNJ.D						
	0010001	rs2	rs1	000	rd	1010011	FSGNJN.D						
	0010001	rs2	rs1	010	rd	1010011	FSGNJX.D						
	0010001	rs2	rs1	000	rd	1010011	FMIN.D						
	0010101	rs2	rs1	000	rd	1010011	FMAX.D						
	0100000	00001	rs1		rd	1010011	FCVT.S.D						
	0100000	00001	rs1	rm	rd	1010011	FCVT.D.S						
	1010001	rs2	rs1	7m 010	rd	1010011	FEQ.D						
	1010001	rs2	rs1	001	rd	1010011	FLT.D						
	1010001	rs2	rs1	000	rd	1010011	FLE.D						
	1110001	00000	rs1	001	rd	1010011	FCLASS.D						
	110001	00000	rs1	rm	rd	1010011	FCVT.W.D						
	1100001	00001	rs1	rm	rd	1010011	FCVT.WU.D						
	1101001	00000	rs1	rm	rd	1010011	FCVT.D.W						
	1101001	00001	rs1	rm	rd	1010011	FCVT.D.WU						
							] 10,112,,,0						
		D Standard Ex	tension (in	addition	to RV32D	/	_						
	1100001	00010	rs1	rm	$\operatorname{rd}$	1010011	FCVT.L.D						
	1100001	00011	rs1	rm	$\operatorname{rd}$	1010011	FCVT.LU.D						
	1110001	00000	rs1	000	rd	1010011	FMV.X.D						
	1101001	00010	rs1	rm	$\operatorname{rd}$	1010011	FCVT.D.L						
	1101001	00011	rs1	rm	rd	1010011	FCVT.D.LU						
	1111001	00000	rs1	000	rd	1010011	FMV.D.X						

Table 19.2: Instruction listing for RISC-V