Course No; CSE 306

Assignment on 4bit ALU Design and Simulation

Section: B2

Gerop

Genoup No: 5

Student IDs: 1705096

1705097

1705102

1705104

Date of Submission: 26-3-2021

An apithmetric logic unit is a multioperation, combinatorial logic digital function. It can perform a set of basic orithmetic operations and a set of logic operations. The ALU a number of selection lines to select a particut operation in the unit. The selection decooled within the ALU so that k select up to ak distinct are tion variables can specify 4 bit ALU with operations: Here we design

3 selection lines.

Problem specification with assigned intinstructions. Here we are going to design a 4 bit ALV with 3 selection variables that can simulate the tollowing design! 052 Os1 050

052	CSI	CS O	Output
0	0	0	A+B
0	1	0	A+B+1
0	X	1	ADB
1	0	6	A
-	1	0	A+1
-	×		AB

# Touth Table & Required k-maps:

#### Function Table:

10	nction	able					Output
cso	CS2	CS1	Xi	Yi	Z1	マ; (1ギリ	A+B
		0	Aì	Bi	0	Cı	A+B+1
		1	Aì	Bi	1	Ci	
0	0	•	•	0	0	c,	
0	1	0	AI		1	Ci	A+1
0	1	1	Ai			0	ADB
1	0	X	Ai	Bi	0		
	1	×	Ai+Bi	Bi	0	0	AB
•							_′.

We have, 
$$x_i = PA_i + Q(A_i + B_i) = (P+Q)A_i + QB_i$$
  
 $Y_i = RB_i + SB_i'$   
 $Z_i = TC_i'$ 


where P,Q,R,S,T is function of selectors

for which  $O \bigcirc P = I$  when  $X_i = A_i$ , Q = I when  $AX_i' = A_i + B_i'$ , R = I when  $Y_i = B_i$ , S = I when  $PY_i' = B_i'$ , Q = I when  $Z_i' = C_i$ 

## Truth Table:

		idele ,							
020	0.00	051	P	Q	R	S	T	PtQ	Z1
0	0	0	1	0	1	0	1	1	-
0	0	1	1	0	1	0	1	1	
0	1	0	1	0	0	0	1	1	
0	1	1	1	0	0	0	1	1	,
		-	1	0	1	0	0	1	0
				1	0	1	0	1	0
1		X	0						

### k-maps:




0	2001	01	11	10
CSO	17	- [ ]	0	0
1	11-	1.1	0	0


k-map for R

C50	00	01	11	10	
0	0	0	0	0	
1	0	0	1	1	
K-map toin Q					

	000	01	/1	10
(150	0	0	0	0
1	0	0		
			~~	^

k-map for S





#### Equation;

From k-maps, we have, P+Q=1, Q=092090, R=092, S=092090


$$T = 0.00'$$
,  $Z_1 = 0.010.00'$ 

So that,  $x_i = A_i + cs_2 cs_0 b_i'$ , i = 1, 2, 3, 4  $Y_i' = cs_2 cs_0 b_i'$ , i = 1, 2, 3, 4  $Y_i' = cs_2 cs_0 b_i'$ , i = 1, 2, 3, 4  $z_i' = cs_0 c_i'$ , i = 2, 3, 4 $z_1 = cs_1 cs_0'$ 

Form flags we have,


$$z = (F_1 + F_2 + F_3 + F_4)'$$

## Block Diagram:




Block Diagram of 4 bit ALU


#### Circuit Diagram:




Full ALU




Combinational Part



Full Adder



4bit Parallel Full Adder Part



Full ALU

## Ics used with count as chart:

Ic name	Ic count	
7425	1	
7486	8	
7404		
7408	5	
7432	3	

Simulation Used!

Logisim 2.7.1

We designed the ALU in logisim simulator. First we made a full adder using basic gates, i.e xor, AND and or gates. Then we tocused on the combinatorial circuit. The combinatorial circuit has three control inputs. Oso, os, and ese which determine the operations the ALU will pertorm. The combinatorial circuit also has two 4 bit inputs. After making the com binatorial circuit, we made 4 bit tull adden circuit aircuit using the subaircuit of the tull adder we made before. This abit tull adder has 2, 4 bit inputs, 1 bit in carry in and I bit carrey out, some 4bit outsput.

After making all necessary sub-circuits, we made the main ALU circuit. We used the sub-circuit of the combinational circuit and circuit of 4-bit adden. We also the sub-circuit of 4-bit adden. We also implemented the Hag register.