# Zero Pseudo Machine Volume One, Programmer's Guide, revision 0.0.1

Tuomo Petteri Venäläinen

June 27, 2017

# Contents

Ι	Pr	eface			5
1	Not	es			7
II	P	seudo	Machi	ne	9
2	Arc	hitectu	ıre		11
	2.1	Arithm	netic-Logi	cal Unit	. 11
		2.1.1	ALU Sul	b-Units	11
			2.1.1.1	Logic Unit	. 11
			2.1.1.2	Shifter	. 11
			2.1.1.3	Arithmetic Unit	. 12
			2.1.1.4	Multiplier Unit	. 12
			2.1.1.5	Divider Unit	12
			2.1.1.6	Load-Store Unit	12
			2.1.1.7	Stack Unit	12
			2.1.1.8	Input/Output Unit	
			2.1.1.9	Flow Unit	
			2.1.1.10	System Unit	
	2.2	Memor	ry Organi	zation	
3	Inst	ruction	n Set		15
•	3.1			erence	15
	0.1	3.1.1		on Set	
		3.1.2		on Table	
		3.1.3		Map	
4	<b>A</b> ee	embly			19
4	4.1	-	-		
	4.2	·		etives	
	4.3			5	
	4.0	4.3.1	include.		
		4.3.1	import		21
	4.4		)irectives		21
	4.4	4.4.1			21
		4.4.1	O		21
		4.4.2 $4.4.3$	· .		21
		4.4.3	.angn .		01

4 CONTENTS

4.5	Data Directives	1
	4.5.1 .long	1
	4.5.2 byte	2
	4.5.3 .short	2
	4.5.4 .asciz	2
	4.5.5 Preprocessor Directives	2
4.6	.define	2
4.7	Input and Output	2
4.8		2
4.9	Threads	3
4.10	Example Program	3
4.11	Interrupts	4
	4.11.1 Interrupt Interface	4
	4.11.2 Keyboard Input	4
	4.11.3 Keyboard Interrupt Handler	4
	4.11.3.1 Keyboard Support Code	4

Part I

Preface

# Notes

#### Brief

Zero Pseudo Machine, ZPM, is a software-based virtual machine. The machine is programmed in its own assembly dialect; the instruction set is reminiscent of many current RISC-like implementations.

I'm planning to experiment with FPGA-based processor design in the future.

# Part II Pseudo Machine

# Architecture

#### Notes

ZPM is an architecture with 32-bit machine words; room has been left in the implementation for 64-bit support.

ZPM words are little-endian (LSB) in byte-order.

There exists an instruction, **thr**, to start executing new threads from desired code locations in memory.

# 2.1 Arithmetic-Logical Unit

ZPM's aritmetic-logical unit (ALU) has been split into parts resembling those of real microprocessors. Following is a quick look at the units defined so far.

## 2.1.1 ALU Sub-Units

#### 2.1.1.1 Logic Unit

The logic unit implements typical bitwise logical operations present in C and many if not most existing assembly dialects. The list of these operations follows.

Mnemonic	C Operator	Logical Function	Brief
NOT	dest = src;	negation	reverses all bits
AND	dest  &= src;	conjunction	true if both inputs are true
OR	dest = src;	disjunction	true if either input or both are true
XOR	dest = src;	exclusive Disjunction	true if exactly one input is true

#### 2.1.1.2 Shifter

The shifter implements bit-shift and bit-rotate operations. These are defined as follows.

Shift operations shift dest left or right by src-positions; logical shift fills the now-empty bits with 0; arithmetic [right] shift fills the leftmost bits with the sign bit (the highest one).

**NOTE**: the C language only guarantees zero-fill with left shift; the sign-extension of right-shifting signed types in undefined.

C does not support rotate operations at language level. These routines shift dest left or right by src bit-positions and fill the end opposite to the direction of the rotate with the shifted-out bits.

#### 2.1.1.3 Arithmetic Unit

#### 2.1.1.4 Multiplier Unit

#### 2.1.1.5 Divider Unit

#### 2.1.1.6 Load-Store Unit

#### 2.1.1.7 Stack Unit

#### 2.1.1.8 Input/Output Unit

#### 2.1.1.9 Flow Unit

#### **2.1.1.10** System Unit

Mnemonic	C Operator	Operation
SHL	$\operatorname{dest} \ll \operatorname{src};$	[logical] left shift
SHR	dest »= src; unsigned types	logical right shift
SAR	UNDEFINED	arithmetic right shift
ROL	UNDEFINED	rotate left
ROR	UNDEFINED	rotate right

# 2.2 Memory Organization

#### Notes

System page size is 4096 bytes.

Address	Purpose	Brief
0	interrupt vector	interrupt handler descriptors
4096	keyboard buffer	keyboard input queue
8192	text segment	application program code (read-execute)
8192 + TEXTSIZE	data segment	program data (read-write)
$\mathrm{DATA} + \mathrm{DATASIZE}$	BSS segment	uninitialised data (runtime-allocated and zeroed)
MEMSIZE - NTHR * THRSTKSIZE	thread-local data	allocated on-demand
MEMSIZE - tid * THRSTKSIZE	per-thread stacks	stacks for threads
MEMSIZE to 3.5 G	dynamic segment	free space for slab a locator
3.5 gigabytes	graphics	draw buffer

- $\bullet\,$  the VM's 'physical' memory size is currently specified as  $\mathbf{MEMSIZE};$  this memory is mapped 1-to-1 to virtual address space
- $\bullet$  thread stacks live at MEMSIZE thrid \* THRSTKSIZE, i.e. at top of 'physical' address space

# Instruction Set

The ZPM instruction set was designed to resemble the C language closely, as well as to support a RISC-oriented set of typical machine operations.

### 3.1 Instruction Reference

#### 3.1.1 Instruction Set

#### Operands

The table below lists operand types.

- $\bullet$  i stands for immediate operand
- $\bullet$  **r** stands for register operand
- m stands for memory operand

#### Flags

Certain instructions set bits in the machine status word register (MSW). This is documented here on per-instruction basis.

- **z** stands for zero flag (ZF)
- c stands for carry flag (CF)
- o stands for overflow flag (OF)
- s stands for sign flag (SF)

TODO: stack/call conventions for certain instructions such as THR

## 3.1.2 Instruction Table

Mnemonic	Source	Destination	Brief	Flags
nop	r	N/A	;	N/A
not	r	N/A	$\operatorname{src} = \operatorname{src};$	z
and	r, i	r	dest = dest & src;	z
or	r, i	r	$dest = dest \mid src;$	N/A
xor	r, i	r		Z
shl	r, i	r		o, c
shr	r, i	r	dest = dest » src; (zero-fill)	z
sar	r, i	r	dest = dest » src; (sign-fill)	Z
rol	r, i	r	dest = dest % Sie, (sign in) dest = dest ROL src;	c
ror	r, i	r	dest = dest ROR src; $dest = dest ROR src;$	c
inc	r, i	N/A	src++;	0
dec	r, i	N/A	src-;	0, z
add	r, i	r	$\det = \det + \operatorname{src};$	
adc	r, i		$ \frac{\text{dest} - \text{dest} + \text{src};}{\text{dest} = \text{dest} + \text{src};} $	0, Z
adi		r	dest = dest + src; dest = dest + src;	c
sub	r, i	r	dest = dest + src; dest = dest - src;	0, Z
sub	r, i	r	dest = dest - src; dest = dest - src;	S, Z
	r, i	r	· · · · · · · · · · · · · · · · · · ·	S, Z
cmp	r, i	r	compare two values and set flags $dest = dest * src;$	s, z, c
mul div	r, i	r	,	0, s, z
	r, i	r	dest = dest / src;	s, z
rem	r, i	r	dest = dest % src;	S, Z
lda	r, i, m	r	load 32-bit longword	N/A
sta	r	r, i, m	store 32-bit longword	N/A
psh	r, i	N/A	push value on stack	N/A
psha	N/A	N/A	push all register on stack	N/A
pop	r	N/A	pop top of stack	N/A
popa	N/A	N/A	pop all registers from stack	N/A
jmp	r, i	branch to src	N/A	/-
bz	r, i	N/A	branch to src if $(CF == 0)$	N/A
bnz	r, i	N/A	branch to src if (CF != 0)	N/A
blt	r, i	N/A	branch to src if (SF $!= 0$ )	N/A
ble	r, i	N/A	branch to src if (SF $!= 0$ )    (ZF $== 0$ )	N/A
$_{ m bgt}$	r, i	N/A	branch to src if (SF $!=0$ ) && (ZF $!=0$ )	N/A
$_{ m bge}$	r, i	N/A	branch to src if (SF $!= 0$ )    (ZF $== 0$ )	N/A
bo	r, i	N/A	branch to src if (OF != 0)	N/A
bno	r, i	N/A	branch to src if $(OF == 0)$	N/A
bc	r, i	N/A	branch to src if (CF != 0)	N/A
bnc	r, i	N/A	branch to src if $(CF == 0)$	N/A
call	r, i	N/A	call subroutine; construct stack frame	N/A
$ ext{thr}$	m	N/A	start new thread at address	N/A
enter	N/A	N/A	enter subroutine	N/A
leave	N/A	N/A	leave subroutine	N/A
ret	N/A	N/A	return from subroutine or thread	N/A
ldr	r, m	r	load special register	N/A
$\operatorname{\mathbf{str}}$	r	r, m	store special register	N/A
rst	m	N/A	reset machine	N/A
hlt	m	N/A	halt machine	N/A
inb	r, i	N/A	read 8-bit byte from input port	N/A
inw	r, i	N/A	read 16-bit word from input port	N/A
inl	r, i	N/A	read 32-bit longword from input port	N/A
		N/A	write 8-bit byte to input port	N/A
	r. 1	I IN / A		
outb	r, i r, i	N/A N/A	write 16-bit word to input port	N/A

# 3.1.3 I/O Port Map

## I/O Address Space

The I/O address space maps 65,536 I/O ports to unsigned 16-bit address space.

Port #	Name	Default
0x0000	STDIN	keyboard input
0x0001	STDOUT	console output
0x0002	STDERR	error output

# Assembly

## 4.1 Syntax

#### AT&T Syntax

We use so-called AT&T-syntax assembly. Perhaps the most notorious difference from Intel-syntax is the operand order; AT&T lists the source operand first, destination second, whereas Intel syntax does it vice versa.

#### Symbol Names

Label names must start with an underscore or a letter; after that, the name may contain underscores, letters, and digits. Label names end with a ':', so like

```
val: .long 0xb4b5b6b7
```

would declare a longword value at the address of value.

#### Instructions

The instruction operand order is source first, then destination. For example,

```
lda 8(%r0), %r1
```

would load the value from address r0 + 8 to the register r1.

#### **Operands**

Register operand names are prefixed with a '%. Immediate constants and direct addresses are prefixed with a textbf\$'. Label addresses are referred to as their names without prefixes.

The assembler supports simple preprocessing (of constant-value expressions), so it is possible to do things such as

#### Registers

Register names are prefixed with '%'; there are 16 registers r0..r15. For example,

would add the longword in r0 to r1.

#### Direct Addressing

Direct addressing takes the syntax

which moves the longword at address val into r0.

#### **Indexed Addressing**

Indexed addressing takes the syntax

where 4 is an integral constant offset and r0 is a register name. In short, this would store the value at the address  $\mathbf{r0} + \mathbf{4}$  into r1.

#### Indirect Addressing

Indirect addresses are indicated with a '\*', so

would store the value from the address in the register r0 into register r1, whereas

would move the value **pointed to by val** into r0.

Note that the first example above was functionally equivalent with

#### Immediate Addressing

Immediate addressing takes the syntax

which would store the address of str into r0.

### 4.2 Assembler Directives

# 4.3 Input Directives

#### **4.3.1** .include

The .include directive takes the syntax

```
.include <stdio.inc>
```

to insert **<stdio.inc>** into the translation stream verbatim.

#### 4.3.2 .import

The .import directive takes the syntax

or

to import foreign assembly or object files into the stream. **Note** that only symbols declared with **.globl** will be made globally visible to avoid namespace pollution.

### 4.4 Link Directives

## 4.4.1 .org

The .org directive takes a single argument and sets the linker location address to the given value.

#### 4.4.2 .space

The .space directive takes a single argument and advances the link location address by the given value.

#### 4.4.3 .align

The .align directive takes a single argument and aligns the next label, data, or instruction to a boundary of the given size.

#### 4.4.4 .globl

The .globl directive takes one or several symbol names arguments and declares the symbols to have global visibility (linkage).

## 4.5 Data Directives

#### 4.5.1 .long

.long takes any number of arguments and declares in-memory 32-bit entities.

#### 4.5.2 .byte

.byte takes any number of arguments and declares in-memory 8-bit entities.

## 4.5.3 .short

.short takes any number of arguments and declares in-memory 16-bit entities.

#### 4.5.4 .asciz

.asciz takes a C-style string argument of characters enclosed within double quotes ('"'). Escape sequences '\n' (newline), '\t' (tabulator), and '\r' (carriage return) are supported.

#### 4.5.5 Preprocessor Directives

#### 4.6 .define

.define lets one declare symbolic names for constant (numeric) values. For example, if you have

#### <hook.def>

```
.define STDIN 0
.define STDOUT 1
.define STDERR 2
```

## 4.7 Input and Output

The pseudo machine uses some predefined ports for keyboard and console  ${\rm I/O}.$  The currently predefined ports are

Port	Use	Notes
0x00	keyboard input	interrupt-driven
0x01	console output	byte stream
0x02	error output	directed to console by default

# 4.8 Simple Program

The following code snippet prints the string  $\ddot{h}$ ello $\ddot{+}$  a newline to the console. Note that the string is saved using the standard C convention of NUL-character termination.

4.9. THREADS 23

```
msg:
             .asciz
                            "hello\n"
.align
_start:
        sta
                    $msg, %r0
                    *%r0, %r1
        ldb
                    $0x01, %r2
        ldb
                    $0x00, %r1
        cmp
        bz
                    done
loop:
        inc
                    %r0
        outb
                    %r1, %r2
        ldb
                   *%r0, %r1
        cmp
                    $0x00, %r1
        bnz
                    loop
done:
        hlt
```

## 4.9 Threads

The pseudo machine supports hardware threads with the **thr** instruction. It takes a single argument, which specifies the new execution start address; function arguments should be passed in registers.

## 4.10 Example Program

The following piece of code shows simple utilisation of threads.

```
memzero:

lda $65536, %r0 // address
lda $4096, %r1 // length
call bzero
hlt

_start:
    thr $memzero
hlt
```

# 4.11 Interrupts

Software- and CPU-generated interrupts are often refered to as **traps**. I call those and hardware-generated **interrupt requests** interrupts, collectively.

## 4.11.1 Interrupt Interface

The lowest page (4096 bytes) in virtual machine address space contains the **interrupt vector**, i.e. a table of interrupt handler addresses to trigger them.

Interrupt handler invokations only push the **program counter** and **old frame pointer**, so you need to reserve the registers you use manually. This is so interrupts could be as little overhead as possible to handle.

#### 4.11.2 Keyboard Input

In order to read keyboard input without polling, we need to hook the **interrupt 0**. This is done in two code modules; an interrup handler as well as other support code.

I will illustrate the interrupt handler first.

### 4.11.3 Keyboard Interrupt Handler

TODO: example interrupt handler

#### 4.11.3.1 Keyboard Support Code

TODO: queue keypresses in 16-bit values; 32-bit if full Unicode requested.