


## Lab 2, Digital ASIC Design - ECE521


Arijit Sengupta, 001441748

### 1) Build TBUF1

For this, we use minimum-size transistors as shown below.




TBUF1 Schematic



TBUF1 Symbol

To ensure that the above schematic works fine, we build a test bench to test the TBUF1.





TB\_TBUF1 Schematic

The inputs A and enbar are as follows:

A: V1 – 0V, V2 – 5V, Rise/Fall time – 1ns, Delay – 0ns, Pulse width – 49ns, Period – 100ns

enbar: V1 – 0V, V2 – 5V, Rise/Fall time – 1ns, Delay – 0ns, Pulse width – 74ns, Period – 150ns

Cap = 100fF




TB\_TBUDfX1 ADE L and Output Waveform

This shows that the output is in accordance to the theoretical values - when  $en = 0$ ,  $Y = Z$  (high impedance, holds previous state) and when  $en = 1$ ,  $Y = A'$  ( $A$  bar).

## 2) Build TBUFdX1

This is almost identical to TBUFx1; however it is meant to save some area when we use it build our flip flop. To save area, it has two complementary inputs: *en* and *enbar*. We copy the TBUFx1 cell and rename it as TBUFdX1. Now, it is time to make the necessary changes.

Firstly, we delete the inverter generating *enbar* from *en*. Now, we add an input terminal to the pmos named *enbar* and to the nmos named *en* as below:



TBUFdX1 Schematic


TBUFdX1 Symbol

Since we'll be using multiple instances of this cell to make the DFFPOSX1, we also need to build the layout, extracted and analog\_extracted views of this cell.

Looking closely at the schematic, it is seen that if we copy the INVX2 layout, it'll be the easiest to implement the layout of this cell, since we will only require to place a pmos and an nmos in series with the pre-existing layout that we made in the last semester.

So, we copy the INVX2 layout from Lab8 of ECE520 into the ASIC\_LAB2 folder and rename it as TBUFdX1 layout.


We can keep input A and output Y as-is from the INVX2 layout. We'll just need to add two more transistors in series with the two existing transistors, so the first step is shift everything to the right by 5λ to add the poly layers in between.



We run DRC. No errors, great.

```
DRC started.....Mon Feb 10 17:29:25 2020
completed ....Mon Feb 10 17:29:25 2020
CPU TIME = 00:00:00  TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "TBUFdX1 layout" *****
Total errors found: 0
```


The next step that remains now is making the pads for en and enbar, and our layout will be done. To ensure modularity, we build the en and enbar pads on the right, instead of dragging them to the left.




This is the final layout of TBUFdX1. We now run DRC for a final check and get no errors.

```
DRC started.....Mon Feb 10 17:32:35 2020
completed ....Mon Feb 10 17:32:35 2020
CPU TIME = 00:00:00  TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "TBUFdX1 layout" *****
Total errors found: 0
```


Now it is time to build the extracted view and run LVS.




TBUFdX1 extracted view



The net-lists match. The final step is to build the analog\_extracted view.








TBUFdX1 analog\_extracted view




Now we have 5 views for the TBUFdX1:




### 3) Build DFFPOSX1

*DFFPOSX1* is the most common of the three flip-flops we will use. The only cells we are using are: TBUFdX1 and INVX1. And we will use INVX4 to invert the CLK (clock) signal.

Since we had already created INVX1 and INVX4 cells during ECE520, we will copy the same into our ASIC\_LAB2 folder.




INVX1 Schematic, Symbol and Layout views



DFFPOSX1 schematic

The reason we use INVX4 with the clock is for a better driving capability without making compromise on the area. Among the INVX1, INVX2 and INVX4 which have the similar cross-sectional area, the INVX4 has the best driving capability, hence used with the clock. The outputs of the two TBUFdX1 cells in the master and slave are shorted respectively with a resistor placed in between. The resistor here serves two purposes:


1. It prevents the direct shorting between two output terminals.
2. For testing the “Z” using a testbench, which basically represents a high impedance and holds onto the previous value, a very high resistor value ensures the same. For our experiment, we have used resistance in the 100M-1G ohm range since we are clocking our input pulses at nanosecond order. So basically, we are building the high impedance with a resistance.




DFFPOSX1 Symbol

Now we must build the layout and test our circuit. Since we have the INVX1, INVX4 and TBUFdX1 layouts already built and tested, we can modularize them and make the necessary connections with metal1, metal2 and metal3.

We need a total of four TBUFdX1, 1 INVX4 for the clock and two INVX1 for the master and slave respectively.



We place them like this in order to avoid routing problems and create one common gnd! terminal easily. It is now time to make the connections, referring the schematic.





The completed layout looks like this. The two vdd!s have been joined since the layout can only have a single vdd! and gnd! terminals.



We verify DRC and get no errors.

```
DRC started.....Mon Feb 10 18:39:32 2020
completed ....Mon Feb 10 18:39:32 2020
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "DFFPOSX1_V2 layout" *****
Total errors found: 0
```


Now we must create the extracted view and do LVS.




DFFPOSX1 extracted view




Now we will build the analog\_extracted view.






DFFPOSX1 analog\_extracted view

Now we have 5 views for the DFFPOSX1:





Now we will create a testbench to test the DFFPOSX1 cell that we created.



TB\_DFFPOSX1 schematic



The values of D, CLK and C0 are as follows:

CLK: V1 – 0V, V2 – 5V, Delay – 0ns, Rise/Fall time – 1ns, Pulse width - 5 $\mu$ s, Period - 10 $\mu$ s

D: V1 – 0V, V2 – 5V, Delay – 2.5 $\mu$ s, Rise/Fall time – 1ns, Pulse width - 15 $\mu$ s, Period - 30 $\mu$ s

C0: 1pF






TB\_DFFPOSX1 Schematic-only ADE L and Output Waveform


As seen from the output Q, it matches with the class notes and hence is working fine according to the following principle:

- When CLK rises, D is copied to Q
- At all other times, Q holds its value

Now we must verify the working of the flip-flop taking the layout and parasitic components into account. For that we will build the config view of the test bench TB\_DFFPOSX1 and do the same analysis.



We set the cell instances of the TBUFdX1, INVX1 and INVX4 as *analog\_extracted*. This will take the layout based parasitics into account.



ADE L (7) - ASIC\_LAB2 TB\_DFFPOSX1\_V2 config

Launch Session Setup Analyses Variables Outputs Simulation Results Tools Help

27

Design Variables

Name	Value
> Select on Schematic Outputs to Be Plotted	

Analyses

Type	Enable	Arguments
1 tran	<input checked="" type="checkbox"/>	0 60u conservative


Outputs

Name/Signal/Expr	Value	Plot	Save	Save Options
1 D		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
2 CLK		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
3 Q		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv

Plot after simulation: Auto Plotting mode: Replace

35(57) Select On Design Status: Selecting outputs to be plotted... T=27 C Simulator: spectre

TB\_DFFPOSX1 config ADE L



TB\_DFFPOSX1 Output Waveform including parasitics

Both the waveforms are identical and matches with the lecture slides. It confirms that the cells are performing correctly.