Project 2, ECE 521 – Digital ASIC Design

Name: Arijit Sengupta, ID: 001441748

PART A & B

Truth Table of 8:3 Priority Encoder:

Input								Output			
17	16	15	14	13	12	I1	10	P2	P1	P0	V
0	0	0	0	0	0	0	0	Х	Х	Х	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	Χ	0	0	1	1
0	0	0	0	0	1	Х	Х	0	1	0	1
0	0	0	0	1	Х	Х	Х	0	1	1	1
0	0	0	1	Χ	Х	Χ	Χ	1	0	0	1
0	0	1	Χ	Χ	Χ	Χ	Χ	1	0	1	1
0	1	Χ	Χ	Χ	Χ	Χ	Χ	1	1	0	1
1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	1	1	1


Boolean Expressions:


P0 = I7 + I7'I6'I5 + I6'I5'I4'I3 + I6'I5'I4'I3'I2'I1

P1 = 17 + 16 + 16'15'14'13 + 16'15'14'12

P2 = I7 + I6 + I5 + I4

Simplified Boolean Expressions for P0, P1 and P2:





$$= \frac{NOT \left(ACI \left(I_7 + \overline{I_6}\right)}{I_7' \cdot I_6' + \left(I_6 + \overline{I_5} + \overline{I_4}\right) \cdot \overline{I_3' \cdot I_2'}}$$

: P2 = OAI (NOR (I7, I6), NOT (NOR (NOT (NOR (I6, I5)), I4)), NOR (I3, I2))

131,1	000	001	011	010	110	111	101	100
0 0 0 0	0		0	0	1	1	1	1)
0001	0	0	0	0	b	D	а	0
0011	1	1	1	1	1	1	1	
0010	1	1	1	1	1	1	1	U
0110	0	0	0	0	0	0	0	0
0111	0	0	0	0	0	0	0	0
0101	0	0	0	0	0	0	0	0
0100	0	0	0	0	0	0	0	0
1100		1	1	1	1		1	1
1101	1	1	1		L	1	1	1
1111	1	1	1	[1	1	1	1
1110	1	1	1	1	1	1	1	1
1010	1	1	1	1	1	1	1	1
1011	1	1	1	1	1	1	1	
1001	1	1	1	1	1	1	1	1
1000	(1	M	1			1	1	1)

For PO:

Therefore,
$$P_0 = I_7 + I_7' I_6' I_5 + I_6' I_5' I_4' I_3 + I_6' I_5' I_4' I_3' I_2' I_1$$

$$= I_7 + I_7' I_6' I_5 + I_6' I_5' I_4' (I_3 + I_3' I_2' I_1)$$

$$A$$

$$B$$

$$A \rightarrow I_7 + I_7' I_6' I_5$$

= OAI(I_7' , ($I_7 + I_6$), I_5')
= OAI(NOT(I_7), NOT(NOR(I_7 , I_6)),
NOT(I_5))

$$\beta \to I_6' I_5' I_4' (I_3 + I_3' I_2' I_1)$$

= $AOI ((I_6 + I_5 + I_4), I_3', (I_2 + I_1'))$

= $AOI (NOT (NOT (NOT (NOT (I_6, I_5)), I_4)),$
 $NOT (I_3), NAND (P_6, NOT (I_2), I_1))$

Therefore,
$$P_0 = A + B$$

:. $P_0 = NOT(NOR(A, B))$

$$\frac{I_{6}'I_{5}'I_{4}'(I_{3}+I_{3}'I_{2}'I_{1})}{=(I_{6}'I_{5}'I_{4}')'\cdot(I_{3}+I_{3}'I_{2}'I_{1})'}$$

$$=(I_{6}+I_{5}+I_{4})+I_{3}'\cdot(I_{2}+I_{1}')$$

$$\downarrow_{A} \qquad \downarrow_{B} \qquad \downarrow_{C}$$

$$A0/21$$

$$P_0 = NOT(NOR(OAI(NOT(I_7), NOT(NOR(I_7, I_6)), NOT(I_5))),$$

$$ADI(NOT(NOR(NOT(NOR(I_6, I_5)), I_4)), NOT(I_3),$$

$$NAND(NOT(I_2), I_1))$$

--- dotted part common in Po and P1.

Bill of Materials (BOM):

INVX2 - 8

NAND2X1 – 2

NOR2X1 - 6

AOI21X1 - 1

OAI21X1 - 2

PART C

Verilog Codes:

```
ighthat it is standard.v  
ighthat is standard.v  
ig
                                `timescale lns/10ps
                             module INVX2 (y, a);
         2
         3
                                               input a;
         4
                                               output y;
         5
                                               assign y = ~a;
          6
                             endmodule
          7
         8
                          module NAND2X1 (y, a, b);
        9
                                              input a, b;
      10
                                                output y;
      11
                                                assign y = \sim (a \& b);
     12
                            endmodule
      13
      14
                           module NOR2X1 (y, a, b);
      15
                                               input a, b;
     16
                                               output y;
     17
                                               assign y = \sim (a \mid b);
     18
                            endmodule
     19
      20
                             module AOI21X1 (y, a, b, c);
      21
                                              input a, b, c;
     22
                                               output y;
     23
                                               wire ql, q2;
     24
                                               assign ql = b & c;
     25
                                               assign q2 = q1 | a;
     26
                                               assign y = \sim q2;
      27
                             endmodule
      28
     29
                               module OAI21X1 (y, a, b, c);
     30
                                              input a, b, c;
     31
                                               output y;
                                               wire ql, q2;
     32
     33
                                               assign ql = b | c;
      34
                                               assign q2 = q1 & a;
      35
                                                assign y = \sim q2;
      36
                               endmodule
      37
```

standard.v


```
standard.v ☒ ☐ 8X3PriorityEncoder.v ☒ ☐ testbench.v ☒
        `timescale lns/10ps
       module PriorityEncoder (P2, P1, P0, I7, I6, I5, I4, I3, I2, I1, I0);
  3
  4
           input I0, I1, I2, I3, I4, I5, I6, I7;
  5
           output P2, P1, P0;
           wire 1716, 1615, 1514, 1615B, 1615B14, 1615I4, 1312;
  6
           wire I7B, I5B, I7I6B, I7BI7I6BI5B, I3B, I2B, I2BI1, I6I5I4I3BI2BI1, P0B;
 8
  9
           //P2
 10
           NOR2X1 nor1(I7I6, I7, I6); //also used for P1 & P0
 11
           NOR2X1 nor2(I5I4, I5, I4);
           NAND2X1 nand1(P2, I7I6, I5I4);
 12
 13
           //P1
 14
 15
           NOR2X1 nor3(I6I5, I6, I5);
           INVX2 inv1(I6I5B, I6I5);
 16
 17
           NOR2X1 nor4(I6I5BI4, I6I5B, I4);
 18
           INVX2 inv2 (I6I5I4, I6I5BI4); //also used for P0
 19
           NOR2X1 nor5(I3I2, I3, I2);
 20
           OAI21X1 oail(P1, I7I6, I6I5I4, I3I2);
 21
 22
           //P0
 23
           INVX2 inv3(I7B, I7);
           INVX2 inv4(I5B, I5);
 24
           INVX2 inv5(I7I6B, I7I6);
 25
           OAI21X1 oai2(I7BI7I6BI5B, I7B, I7I6B, I5B);
 26
 27
           INVX2 inv6(I3B, I3);
 28
           INVX2 inv7(I2B, I2);
 29
           NAND2X1 nand2(I2BI1, I2B, I1);
 30
           AOI21X1 aoi1(I6I5I4I3BI2BI1, I6I5I4, I3B, I2BI1);
 31
           NOR2X1 nor6(POB, I7BI7I6BI5B, I6I5I4I3BI2BI1);
 32
           INVX2 inv8(P0, P0B);
 33
       endmodule
```

8X3PriorityEncoder.v


```
`timescale 10ps/10ps
  3
      module testbench();
          reg [7:0] I, temp;
          wire PO, P1, P2, IO, I1, I2, I3, I4, I5, I6, I7;
  5
  6
          assign I0 = I[0];
          assign I1 = I[1];
assign I2 = I[2];
assign I3 = I[3];
  9
          assign I4 = I[4];
 11
         assign I5 = I[5];
 12
 13
         assign I6 = I[6];
         assign I7 = I[7];
 14
 15
          initial
 16
 17
          begin
 18
             I <= 1;
 19
             temp <= 1;
 20
          end
 21
          always @*
 22
    巨
 23
             begin
 24
              #10 I <= I + temp; //random variables
 25
              temp <= temp + temp;
 26
              end
 27
 28
    PriorityEncoder testencoder (.P2(P2), .P1(P1), .P0(P0),
 29
                                        .I7(I7), .I6(I6), .I5(I5), .I4(I4),
 30
                                         .I3(I3), .I2(I2), .I1(I1), .I0(I0));
 31
    endmodule
```

testbench.v


SSH terminal message




SimVision Design Browser




SimVision Console




All Zeros




10 = 1




11 = 1




12 = 1




13 = 1




14 = 1



I5 =1




16 = 1




17 = 1

The output from Xcelium follows the truth table, hence the circuit is working perfectly.


PARTS D, E & F





8x3 Priority Encoder Schematic and Symbol


PLACE:




All the elements of the layout placed, along with pads for the inputs, outputs, vdd! and gnd!. The cross-sectional measurements shown above is $100.95\mu m \times 197.25\mu m$, which is far within the given range of $250\mu m \times 250\mu m$.


Before routing the wires for the next step, we check DRC to ensure the placements are perfect.

ROUTE:






Input pads, zoomed in, each pad $19.95\mu m \times 19.95\mu m$



Inner routing of the cells, zoomed in




Gnd! and output pads, zoomed in, each pad $19.95\mu m\ x\ 19.95\mu m$

The completed layout is shown above. We run DRC.


```
DRC started......Wed Apr 29 03:57:46 2020
completed ....Wed Apr 29 03:57:46 2020
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
********** Summary of rule violations for cell "8X3PriEnc layout" ********
Total errors found: 0
```

Getting layout propert bagGetting layout propert bag

Now we create the extracted view and check LVS.




8x3 Priority Encoder extracted view




The net-lists match!

Now, it is time to create the analog_extracted view to be used in the testbench.










8x3 Priority Encoder analog_extracted view

TEST/VERIFY:





TB_8x3PriEnc Schematic view





TB_8x3PriEnc config view





TB_8x3PriEnc ADE L



ADE L output

We zoom in to get a better view of the smaller variables.



Waveform, Zoomed in

The waveform confirms the functionality of the 8x3 Priority Encoder and follows the values from the truth table. Hence the circuit is verified and is working perfectly!