Digital ASIC Design, ECE521, Lab 3


Arijit Sengupta, 001441748

In this lab, our goal is to design a pattern detector in a serial stream of bits that are coming in. The pattern we are detecting is **11010**.

Standard Cells used:


- INVX2 (Inverter)
- NAND2X1 (2-input NAND)
- NOR2X1 (2-input NOR)
- NOR3X1 (3-input NOR)
- XOR2X1 (2-input XOR)
- XNOR2X1 (2-input XNOR)
- AOI21X1 (3-input AOI)
- AOI22X1 (4-input AOI)
- OAI21X1 (3-input OAI)
- OAI22X1 (4-input OAI)
- DFFPOSX1 (Positive edge triggered D flip flop)


Schematics and Symbols:



INVX2 Schematic


INVX2 Symbol






NAND2X1 Schematic

NAND2X1 Symbol




NOR2X1 Schematic

NOR2X1 Symbol




NOR3X1 Schematic

NOR3X1 Symbol




XOR2X1 Schematic

XOR2X1 Symbol




XNOR2X1 Schematic


XNOR2X1 Symbol




AOI21X1 Schematic

AOI21X1 Symbol






AOI22X1 Schematic




AOI22X1 Symbol




OAI21X1 Schematic

OAI21X1 Symbol




OAI22X1 Schematic

OAI22X1 Symbol



DFFPOSX1 Schematic



DFFPOSX1 Symbol

Implementation:

How many states do you need?

We will need 6 states to implement the pattern detector, since the input to be detected is 5 bits.


How many flip flops do you need to represent your state machine?


We will need 3 flip flops to represent the state machine. It can represent up to 8 states.

How many flip flops do you need to hold your output Q?

We will not need flip flops to hold the output Q. It can be easily implemented using the standard cells we declared above, by simplifying its Boolean expression using Karnaugh map.

Draw your FSM. Do a Karnaugh map for the circuit to implement it. Compile the circuit using as few standard cells as possible.







Here A' means NOT(A), S2' means NOT(S2) and so on. We'll use this equations to build our circuit accordingly.

Circuit Schematic and Simulation Results:

Based on the above expressions, we design the PATDET circuit as follows.




PATDET Schematic



PATDET Symbol

To run the pattern detector using a Test Bench, we will need a Bit Generator circuit which tests for all the possible combinations of the inputs.




BITGEN Schematic and Symbol

For the bit generator, we use the following vpulse values for the inputs A, S2, S1 and S0 -

- A: V1 0V, V2 5V, Delay 0s, Rise/Fall Time 1ns, Pulse Width 4*T s, Period 8*T
- S2: V1 0V, V2 5V, Delay 0s, Rise/Fall Time 1ns, Pulse Width 2*T s, Period 4*T
- S1: V1 OV, V2 5V, Delay Os, Rise/Fall Time 1ns, Pulse Width T s, Period 2*T
- S0: V1 0V, V2 5V, Delay 0s, Rise/Fall Time 1ns, Pulse Width 0.5*T s, Period T

We will later assign the parameter value T in our testbench. (ADE L)




TB_PATDET Schematic

We use the value of clock CLK as -

CLK: V1 – 5V, V2 – 5V, Delay – 0s, Rise/Fall Time – 1ns, Pulse Width – 8*T s, Period – 16*T

For calculating the output, it is connected to a capacitor which is set to C to make parametric.



We simulate with T = 100ns and C = 10fF and get the requisite output.



The simulation results match exactly with the truth table deduced above, hence the circuit works correctly.