## Digital ASIC Design, ECE521, Lab 4

Arijit Sengupta, 001441748

## Verilog codes:

## Adder.v

Systolic.v


```
 \begin{tabular}{ll} \hline $\mathbb{Z}^*(S) = \mathbb{C}^*(S) + \mathbb{C}
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     - 🗇 ×
  module testbench();
parameter HC =3;
reg clk;
reg [7:0] count;
wire[3:0] a, b;
wire[7:0] p;
                                                                             initial
begin
    clk <= 1;
    count <= 0;
end</pre>
                                                                                          always #HC clk <= ~clk;
                                                                                          always @ (posedge clk)
   begin
        count <= count+1;
end</pre>
                                                         | length : 417 | lines : 29 | Ln : 1 | Col : 20 | Sel : 0 | 0 | Windows (CR LF) | UTF-8 | INS
  Verilog file
```

Testbench.v


## **Compilation and Results:**

```
ð
```


Ssh terminal message



SimVision Design Browser




SimVision Console




Simulation Waveform


Now let's verify the multiplier output values for some random sets of inputs a and b.



A=9, B=D (13 in decimal), P=75 (117 in decimal). Hence the multiplier works perfectly!! We check the result for few more random values.



A = 5, B = 9, P = 2D (45 in decimal), the value is correct!



A = 6, B = 8, P = 30 (48 in decimal), the value is correct!

Hence the 4x4 systolic multiplier works perfectly as verified from the waveform in Xcelium.