


Digital ASIC Design, ECE521, Lab 4

Arijit Sengupta, 001441748

Verilog codes:



The screenshot shows a Verilog code editor with the following code:

```

1 timescale 1ns / 1ps
2
3 module HalfAdder(sum, Cout, a, b):
4     input  a,b;
5     output Cout, sum;
6     assign sum = a ^ b; // Bitwise XOR           xor(sum, a, b);
7     assign Cout = a & b; // Bitwise AND          and(Cout, a, b);
8 endmodule
9
10 module FullAdder(sum, Cout, a, b, Cin):
11     input  a, b, Cin;
12     output sum, Cout;
13     wire  w1, w2, w3;
14     HalfAdder HA1 (w1, w2, a, b);
15     HalfAdder HA2 (sum, w3, Cin, w1);
16     assign    Cout = w2 | w3; // Bitwise OR
17 endmodule
18

```

Adder.v

The image shows a Verilog code editor window titled "C:\Users\Arijit Sengupta\Desktop\Spring 2020\ICE521 - Digital ASIC Design\Lab3\systolic.v - Notepad++". The code is a Verilog implementation of a multi-ported systolic array. It includes a timescale, module definitions for systolicH, systolicF, and systolicMult4x4, and a main module that instantiates these components. The code is as follows:

```
1 `timescale 1ns/10ps
2
3 module systolicH(SUMout, Cout, SUMin, a, b);
4     input a, b;
5     output SUMout, Cout, SUMin;
6     wire w1;
7     assign w1 = a & b;
8     HalfAdder HA1(SUMout, Cout, SUMin, w1);
9 endmodule
10
11 module systolicF(SUMout, Cout, SUMin, a, b, Cin):
12     input a, b, Cin;
13     output SUMout, Cout, SUMin;
14     wire w1;
15     assign w1 = a & b;
16     FullAdder FA1(SUMout, Cout, SUMin, w1, Cin);
17 endmodule
18
19 module systolicMult4x4(p, a, b):
20     input [3:0] a, b;
21     output [7:0] p;
22     wire [11:0] c;
23     wire [11:0] s;
24     wire a0b0, a1b0, a2b0, a3b0;
25
26     assign a0b0 = a[0] & b[0];
27     assign a1b0 = a[1] & b[0];
28     assign a2b0 = a[2] & b[0];
29     assign a3b0 = a[3] & b[0];
30     assign p[0] = a0b0;
31
32     systolicH S00(s[0], c[0], a1b0, a[0], b[1]);
33     systolicF S01(s[1], c[1], a2b0, a[1], b[1], c[0]);
34     systolicF S02(s[2], c[2], a3b0, a[2], b[1], c[1]);
35     systolicH S03(s[3], c[3], a[3], a[3], b[1]);
36     systolicH S04(s[4], c[4], s[1], a[0], b[2]);
37     systolicF S05(s[5], c[5], s[2], a[1], b[2], c[4]);
38     systolicF S06(s[6], c[6], s[3], a[2], b[2], c[5]);
39
40     systolicF S07(s[7], c[7], c[3], a[3], b[2], c[6]);
41     systolicH S08(s[8], c[8], s[5], a[0], b[3]);
42     systolicF S09(s[9], c[9], s[6], a[1], b[3], c[8]);
43     systolicF S10(s[10], c[10], s[7], a[2], b[3], c[9]);
44     systolicF S11(s[11], c[11], c[7], a[3], b[3], c[10]);
45
46     assign p[1] = s[0];
47     assign p[2] = s[4];
48     assign p[3] = s[8];
49     assign p[4] = s[0];
50     assign p[5] = s[10];
51     assign p[6] = s[11];
52     assign p[7] = c[11];
53 endmodule
```

The editor interface includes a menu bar (File, Edit, Search, View, Encoding, Language, Settings, Tools, Macro, Run, Plugins, Window, ?), a toolbar with various icons, and a status bar at the bottom showing "Verilog file", "length: 1,479 lines: 54", "Ln: 30 Col: 24 Sel: 0 | 0", "Windows (CR LF)", "UTF-8", and "INS".

Systolic.v

```
C:\Users\Arijit Sengupta\Desktop\Spring 2020\IECES21 - Digital ASIC Design\Labs\testbench.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?

1 timescale 1ns/10ps
2
3 module testbench();
4     parameter HC = 3;
5     reg clk;
6     reg [7:0] count;
7     wire [3:0] a, b;
8     wire [7:0] p;
9
10    assign b = count[7:4];
11    assign a = count[3:0];
12
13    initial
14    begin
15        clk <= 1;
16        count <= 0;
17    end
18
19    always #HC clk <= ~clk;
20
21    always @(posedge clk)
22    begin
23        count <= count+1;
24    end
25
26    systolicMult4x4 sys_mult(.p(p),
27                            .a(a),
28                            .b(b));
29 endmodule


Verilog file length: 417 lines:29 Ln:1 Col:20 Sel:0|0 Windows (CR LF) UTF-8 INS
```

Testbench.v


Compilation and Results:

```
ceashpc-12.nit.albany.edu - PuTTY
-bash-4.2$ xrun -access +r -gui testbench.v adder.v systolic.v &
[1] 43810
-bash-4.2$ TOOL: xrun(64) 19.09-s001: Started on Mar 09, 2020 at 23:56:55 EDT
xrun(64): 19.09-s001: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
Recompiling... reason: file './systolic.v' is newer than expected.
expected: Mon Mar 9 23:55:36 2020
actual: Mon Mar 9 23:56:49 2020
file: systolic.v
module worklib.systolicMult4x4:v
errors: 0, warnings: 0
Caching library 'worklib' ..... Done
Elaborating the design hierarchy:
Top level design units:
Building instance overlay tables: ..... Done
Generating native compiled code:
worklib.FullAdderiv <0x2d6aa252>
streams: 0, words: 0
worklib.systolicFiv <0x52ec8aa3>
streams: 0, words: 0
worklib.HalfAdderiv <0x73f264bc>
streams: 0, words: 0
worklib.systolicHiv <0x78340b43>
streams: 0, words: 0
worklib.systolicMult4x4:v <0x22bc75bf>
streams: 1, words: 304
worklib.testbenchiv <0x6a7d0124>
streams: 6, words: 1581
Building instance specific data structures.
Loading native compiled code: ..... Done
Design hierarchy summary:
Modules: 42 Unique 6
Registers: 2 2
Scalar wires: 72 -
Expanded wires: 8 2
Always blocks: 2 2
Initial blocks: 1 1
Comp. assignments: 2 19
Simulation timescale: 1ps
Writing initial simulation snapshot: worklib.testbenchiv
-bash-4.2$ waiting for SimVision/Indago to connect...
```


Ssh terminal message



SimVision Design Browser




SimVision Console




Simulation Waveform

Now let's verify the multiplier output values for some random sets of inputs a and b.




A= 9, B = D (13 in decimal), P= 75 (117 in decimal). Hence the multiplier works perfectly!!

We check the result for few more random values.



A = 5, B = 9, P = 2D (45 in decimal), the value is correct!



A = 6, B = 8, P = 30 (48 in decimal), the value is correct!

Hence the 4x4 systolic multiplier works perfectly as verified from the waveform in Xcelium.