

Project 2, ECE 521 – Digital ASIC Design

Name: Arijit Sengupta, ID: 001441748

PART A & B

Truth Table of 8:3 Priority Encoder:

Input								Output			V
I7	I6	I5	I4	I3	I2	I1	I0	P2	P1	P0	
0	0	0	0	0	0	0	0	X	X	X	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	X	0	0	1	1
0	0	0	0	0	1	X	X	0	1	0	1
0	0	0	0	1	X	X	X	0	1	1	1
0	0	0	1	X	X	X	X	1	0	0	1
0	0	1	X	X	X	X	X	1	0	1	1
0	1	X	X	X	X	X	X	1	1	0	1
1	X	X	X	X	X	X	X	1	1	1	1

Boolean Expressions:

$$P0 = I7 + I7'I6'I5 + I6'I5'I4'I3 + I6'I5'I4'I3'I2'I1$$

$$P1 = I7 + I6 + I6'I5'I4'I3 + I6'I5'I4'I2$$

$$P2 = I7 + I6 + I5 + I4$$

Simplified Boolean Expressions for P0, P1 and P2:

Boolean Expressions: (Using reduced-order K-map)

Therefore, $P_2 = I_7 + I_6 + I_5 + I_4$

$$= \overline{(I_7 + I_6) + (I_5 + I_4)}$$

$$= \overline{(I_7 + I_6)} \cdot \overline{(I_5 + I_4)}$$

$\therefore P_2 = \text{NAND}(\text{NOR}(I_7, I_6), \text{NOR}(I_5, I_4))$

For P2

$I_4 I_3 I_2$ $I_7 I_6 I_5$	000	001	011	010	110	111	110	100
000	0	1	1	1	0	0	0	0
001	0	0	0	0	0	0	0	0
011	1	1	1	1	1	1	1	1
010	1	1	1	1	1	1	1	1
110	1	1	1	1	1	1	1	1
111	1	1	1	1	1	1	1	1
101	1	1	1	1	1	1	1	1
100	1	1	1	1	1	1	1	1

For P1:

$$\text{Therefore, } P_1 = I_7 + I_6 + I_6' I_5' I_4' I_3 + I_6' I_5' I_4' I_2$$

$$= (I_7 + I_6) + I_6' I_5' I_4' (I_3 + I_2)$$

$$= \text{NOT}(\text{AND}(I_7, I_6))$$

$$= I_7' \cdot I_6' + (I_6 + I_5 + I_4) \cdot I_3' \cdot I_2'$$

$$\therefore P_2 = \text{OAI}(\text{NOR}(I_7, I_6), \text{NOT}(\text{NOR}(\text{NOT}(\text{NOR}(I_6, I_5)), I_4)), \text{NOR}(I_3, I_2))$$

$I_7 I_6 I_5 I_4$ \ $I_3 I_2 I_1$	000	001	011	010	110	111	101	100
0000	0	1	0	0	1	1	1	1
0001	0	0	0	0	0	0	0	0
0011	1	1	1	1	1	1	1	1
0010	1	1	1	1	1	1	1	1
0110	0	0	0	0	0	0	0	0
0111	0	0	0	0	0	0	0	0
0101	0	0	0	0	0	0	0	0
0100	0	0	0	0	0	0	0	0
1100	1	1	1	1	1	1	1	1
1101	1	1	1	1	1	1	1	1
1111	1	1	1	1	1	1	1	1
1110	1	1	1	1	1	1	1	1
1010	1	1	1	1	1	1	1	1
1011	1	1	1	1	1	1	1	1
1001	1	1	1	1	1	1	1	1
1000	1	1	1	1	1	1	1	1

For P_0 :

$$\begin{aligned}
 \text{Therefore, } P_0 &= I_7 + I_7' I_6' I_5 + I_6' I_5' I_4' I_3 + I_6' I_5' I_4' I_3' I_2' I_1 \\
 &= \underbrace{I_7 + I_7' I_6' I_5}_A + \underbrace{I_6' I_5' I_4' (I_3 + I_3' I_2' I_1)}_B
 \end{aligned}$$

$$\begin{aligned}
 A &\rightarrow I_7 + I_7' I_6' I_5 \\
 &= OAI(I_7', (I_7 + I_6), I_5') \\
 &= OAI(\text{NOT}(I_7), \text{NOT}(\text{NOR}(I_7, I_6)), \text{NOT}(I_5))
 \end{aligned}$$

$$\begin{aligned}
 B &\rightarrow I_6' I_5' I_4' (I_3 + I_3' I_2' I_1) \\
 &= AOI((I_6 + I_5 + I_4), I_3', (I_2 + I_1')) \\
 &= AOI(\text{NOT}(\text{NOR}(\text{NOT}(\text{NOR}(I_6, I_5)), I_4)), \text{NOT}(I_3), \text{NAND}(\text{NOT}(I_2), I_1))
 \end{aligned}$$

$$\text{Therefore, } P_0 = A + B$$

$$\therefore P_0 = \text{NOT}(\text{NOR}(A, B))$$

$$\begin{aligned}
 P_0 &= \text{NOT}(\text{NOR}(\text{OAI}(\text{NOT}(I_7), \text{NOT}(\text{NOR}(I_7, I_6)), \text{NOT}(I_5))), \\
 &\quad \text{AOI}(\text{NOT}(\text{NOR}(\text{NOT}(\text{NOR}(I_6, I_5)), I_4)), \text{NOT}(I_3), \\
 &\quad \text{NAND}(\text{NOT}(I_2), I_1))
 \end{aligned}$$

$$\begin{aligned}
 &\overline{\overline{I_7' I_6' I_5}} \\
 &= \overline{(I_7' I_6')' + I_5'} \\
 &= \overline{(I_7 + I_6)' \cdot (I_5')'} \\
 &\quad \begin{array}{ccc} B & & C \\ \downarrow & & \downarrow \\ A & & B \end{array} \\
 &\quad \text{OAI21} \\
 &\overline{\overline{I_6' I_5' I_4' (I_3 + I_3' I_2' I_1)}} \\
 &= \overline{(I_6' I_5' I_4')' \cdot (I_3 + I_3' I_2' I_1)'} \\
 &= \overline{(\underbrace{I_6 + I_5 + I_4}_{\downarrow A} + I_3') \cdot (\underbrace{I_2 + I_1}_{\downarrow B})'} \\
 &\quad \begin{array}{ccc} \downarrow & \downarrow & \downarrow \\ A & B & C \end{array} \\
 &\quad \text{AOI21}
 \end{aligned}$$

----- dotted part common in P_0 and P_1 .

Bill of Materials (BOM):

INVX2 - 8

NAND2X1 - 2

NOR2X1 - 6

AOI21X1 - 1

OAI21X1 - 2

PART C

Verilog Codes:

```
standard.v 8X3PriorityEncoder.v testbench.v
1  `timescale 1ns/10ps
2  module INVX2 (y, a);
3      input a;
4      output y;
5      assign y = ~a;
6  endmodule
7
8  module NAND2X1 (y, a, b);
9      input a, b;
10     output y;
11     assign y = ~(a & b);
12 endmodule
13
14 module NOR2X1 (y, a, b);
15     input a, b;
16     output y;
17     assign y = ~(a | b);
18 endmodule
19
20 module AOI21X1 (y, a, b, c);
21     input a, b, c;
22     output y;
23     wire q1, q2;
24     assign q1 = b & c;
25     assign q2 = q1 | a;
26     assign y = ~q2;
27 endmodule
28
29 module OAI21X1 (y, a, b, c);
30     input a, b, c;
31     output y;
32     wire q1, q2;
33     assign q1 = b | c;
34     assign q2 = q1 & a;
35     assign y = ~q2;
36 endmodule
37
```


standard.v

```
standard.v x 8X3PriorityEncoder.v x testbench.v x
1 `timescale 1ns/10ps
2
3 module PriorityEncoder (P2, P1, P0, I7, I6, I5, I4, I3, I2, I1, I0);
4     input I0, I1, I2, I3, I4, I5, I6, I7;
5     output P2, P1, P0;
6     wire I7I6, I6I5, I5I4, I6I5B, I6I5BI4, I6I5I4, I3I2;
7     wire I7B, I5B, I7I6B, I7BI7I6BI5B, I3B, I2B, I2BI1, I6I5I4I3BI2BI1, P0B;
8
9     //P2
10    NOR2X1 nor1(I7I6, I7, I6); //also used for P1 & P0
11    NOR2X1 nor2(I5I4, I5, I4);
12    NAND2X1 nand1(P2, I7I6, I5I4);
13
14    //P1
15    NOR2X1 nor3(I6I5, I6, I5);
16    INVX2 inv1(I6I5B, I6I5);
17    NOR2X1 nor4(I6I5BI4, I6I5B, I4);
18    INVX2 inv2 (I6I5I4, I6I5BI4); //also used for P0
19    NOR2X1 nor5(I3I2, I3, I2);
20    OAI2I1X1 oai1(P1, I7I6, I6I5I4, I3I2);
21
22    //P0
23    INVX2 inv3(I7B, I7);
24    INVX2 inv4(I5B, I5);
25    INVX2 inv5(I7I6B, I7I6);
26    OAI2I1X1 oai2(I7BI7I6BI5B, I7B, I7I6B, I5B);
27    INVX2 inv6(I3B, I3);
28    INVX2 inv7(I2B, I2);
29    NAND2X1 nand2(I2BI1, I2B, I1);
30    AOI2I1X1 aoil(I6I5I4I3BI2BI1, I6I5I4, I3B, I2BI1);
31    NOR2X1 nor6(P0B, I7BI7I6BI5B, I6I5I4I3BI2BI1);
32    INVX2 inv8(P0, P0B);
33 endmodule
```


8X3PriorityEncoder.v

```
standard.v x 8X3PriorityEncoder.v x testbench.v x
1 `timescale 10ps/10ps
2
3 module testbench();
4     reg [7:0] I, temp;
5     wire P0, P1, P2, IO, I1, I2, I3, I4, I5, I6, I7;
6
7     assign I0 = I[0];
8     assign I1 = I[1];
9     assign I2 = I[2];
10    assign I3 = I[3];
11    assign I4 = I[4];
12    assign I5 = I[5];
13    assign I6 = I[6];
14    assign I7 = I[7];
15
16    initial
17    begin
18        I <= 1;
19        temp <= 1;
20    end
21
22    always @*
23    begin
24        #10 I <= I + temp; //random variables
25        temp <= temp + temp;
26    end
27
28    PriorityEncoder testencoder (.P2(P2), .P1(P1), .P0(P0),
29                                .I7(I7), .I6(I6), .I5(I5), .I4(I4),
30                                .I3(I3), .I2(I2), .I1(I1), .I0(I0));
31 endmodule
```


testbench.v




SSH terminal message




SimVision Design Browser




SimVision Console




All Zeros



I0 = 1




I1 = 1




I2 = 1




I3 = 1




I4 = 1



I5 = 1





I6 = 1



I7 = 1


The output from Xcelium follows the truth table, hence the circuit is working perfectly.

PARTS D, E & F



8x3 Priority Encoder Schematic and Symbol

PLACE:





All the elements of the layout placed, along with pads for the inputs, outputs, vdd! and gnd!. The cross-sectional measurements shown above is **100.95 μm x 197.25 μm** , which is far within the given range of 250 μm x 250 μm .

Before routing the wires for the next step, we check DRC to ensure the placements are perfect.


```
DRC started.....Tue Apr 28 21:27:59 2020
completed ....Tue Apr 28 21:27:59 2020
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "8X3PriEnc layout" *****
Total errors found: 0
```

ROUTE:






Input pads, zoomed in, each pad $19.95\mu\text{m} \times 19.95\mu\text{m}$



Inner routing of the cells, zoomed in




Gnd! and output pads, zoomed in, each pad $19.95\mu\text{m} \times 19.95\mu\text{m}$

The completed layout is shown above. We run DRC.



```
DRC started.....Wed Apr 29 03:57:46 2020
completed ....Wed Apr 29 03:57:46 2020
CPU TIME = 00:00:00  TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "8X3PriEnc layout" *****
Total errors found: 0
```

Getting layout proper bagGetting layout proper bag

Now we create the extracted view and check LVS.





8x3 Priority Encoder extracted view




The net-lists match!

Now, it is time to create the analog_extracted view to be used in the testbench.



8x3 Priority Encoder analog_extracted view

TEST/VERIFY:



TB_8x3PriEnc Schematic view

New Configuration

Top Cell

Library: ASIC_PROJ2

Cell: TB_8x3PriEnc

View: schematic

Global Bindings

Library List: myLib

View List: ctre cmos_sch cmos.sch schematic veriloga ahdl pspice dspf

Stop List: spectre

Constraint List:


Description

Default template for spectre


Note:


Please remember to replace Top Cell Library, Cell, and View fields with the actual names used by your design.

OK Cancel Use Template Help




TB_8x3PriEnc config view






TB_8x3PriEnc ADE L



ADE L output

We zoom in to get a better view of the smaller variables.



Waveform, Zoomed in

The waveform confirms the functionality of the 8x3 Priority Encoder and follows the values from the truth table. Hence the circuit is verified and is working perfectly!