


ECE520: Lab 9 NAND, NOR cell layouts

Name: Arijit Sengupta, ID: 001441748


1) Designing a NAND2X1 cell



NAND2X1 Schematic


pmos $W/L = (3.0\mu\text{m}) / (0.6\mu\text{m}) = 5$ $W/L=5$. This is a **size 2 pmos**.

nmos $W/L = (3.0\mu\text{m}) / (0.6\mu\text{m}) = 5$ $W/L=5$. This is a **size 2 nmos**.





NAND2X1 Symbol


Now we draw the NAND2X1 layout by copying from LAB8 (INVX2 layout) into LAB9 (NAND2X1 layout).




We shrink the pmos transistor by $3\mu\text{m}$ and then place the second pmos much similar to INVX4 by stretching pactive, nwell, nselect to the right by $2.4\mu\text{m}$.




We made enough room to add another pmos transistor in this area so we copy the entire Source (S) area from the left to the right.




Now we work on the bottom (nmos) area and stretch the entire nmos area to the right by 2.4 μm .



We move the “Y” label, the output (Y) pin, 2 contacts, and the metal1 connection that connects to the pmos transistors above.



We re-connect metal1 properly and straighten it out.



We run a DRC check before we go any further and encounter the following errors:


```
***** Summary of rule violations for cell "NAND2X1 layout" *****
# errors Violated Rules
1 (SCMOS Rule 4.2) select overlap of active: 0.60 um
2 Label/Pin is on a net with a different name
3 Total errors found
```

To fix the DRC errors step by step, we delete the pins and labels for A input and Y output and also go to Verify -> Delete All Markers. We run DRC again and see no errors.

```
***** Summary of rule violations for cell "NAND2X1 layout" *****
Total errors found: 0
```

We will construct the "B" input pad with a metal1 connection and the poly line that belongs to B input. We copy every layer that belongs to the A input pad and place on the other side of poly.

After placing this pad for the B input, we run DRC again.




We get the following errors:

```
***** Summary of rule violations for cell "NAND2X1 layout" *****
# errors Violated Rules
1 (SCMOS Rule 5.5.b) poly contact to poly spacing: 1.50 um
1 (SCMOS_SUBM Rule 3.2) poly spacing: 0.90 um
1 Label/Pin "A" is causing two nets to have the same name.
3 Total errors found
```

We edit the Terminal Name and change it to B for the pin on the right and run DRC again.

```
***** Summary of rule violations for cell "NAND2X1 layout" *****
# errors Violated Rules
1 (SCMOS Rule 5.5.b) poly contact to poly spacing: 1.50 um
1 (SCMOS Rule 7.2) metal1 spacing: 0.90 um
2 Total errors found
```

We did fix the poly-poly error, but now we created a metal1-metal1-spacing issue, which should be 3λ minimum.




So we move the pad to the right another $0.3\mu\text{m}$ and run DRC again, but encounter the following error:


```

***** Summary of rule violations for cell "NAND2X1 layout"
# errors  Violated Rules
1         (SCMOS Rule 7.2) metal1 spacing: 0.90 um
1 Total errors found

```



So, we push the output metal1 strip to the right by 2λ more so that we are done placing the pad for the B input.




Running DRC again on this final version, we get the following 3 errors:

```


***** Summary of rule violations for cell "NAND2X1 layout"
# errors  Violated Rules
1         (SCMOS Rule 7.1) metal1 width: 0.90 um
2         (SCMOS Rule 7.2) metal1 spacing: 0.90 um
3 Total errors found

```



We simply stretch the bottom metal1 to the downward by 0.5λ this problem will be solved. Additionally, stretch the metal1 strip downwards until it extends into the other metal1 by at least $0.9\mu\text{m}$ (3λ). We run DRC again and it returns no error.


```
***** Summary of rule violations for cell "NAND2X1 layout" ****
Total errors found: 0
```




We need a second nmos transistor that is serial to the first one without any contacts in the middle. So we draw a second 2λ -thick poly line that is 3λ away from the other and run DRC again.

```
***** Summary of rule violations for cell "NAND2X1 layout"
# errors  Violated Rules
1 (SCMOS Rule 3.1) poly width: 0.60 um
1 Total errors found
```


This error says that there is a point in my poly line that is less than 2λ , so we extend the lower poly line until the top of the input pad B. We also create the poly for the pmos above, which will connect to the same B input pad.



There is an excessive nactive (Diffusion) area on the right of the nmos that will create unnecessary diffusion capacitance. Hence we can move the contacts and metal1 area on the right side towards the left by 3λ . After moving the Drain (D) connection of the top transistor, we can also shrink the nactive and nselect areas accordingly and connect the broken metal1.




We add an output pin to the output of the NANDX1 on the right and add a label Y. We run DRC again.



```
***** Summary of rule violations for cell "NAND2X1 layout" *****
Total errors found: 0
```


The final NAND2X1 layout design looks like the following:



Now, we do Extract and LVS for the NAND2X1.

Extractor [X]

Extract Method ☒ flat ☐ macro cell ☐ full hier ☐ incremental hier

View Names Extracted Excell

Switch Names

Run-Specific Command File ☐

Inclusion Limit Limit Rule Errors ☐

Join Nets With Same Name ☒ Limit Run Errors ☐

Echo Commands ☐

Rules File

Rules Library ☒

Machine ☒ local ☐ remote Machine

Ignore Missing Cell Masters ☐


We make sure to select the following switches:

Set Switches(Ctrl+ mouse for multiple) [X]


Extract_parasitic_caps
 Keep_labels_in_extracted_view
 Layer_convert_[np]active_to_active
 Layer_convert_active_to_[np]active
 Layer_create_nselect_around_nactive
 Layer_create_pselect_around_pactive
 Layer_create_select_around_field_poly
 Use_old_moscap_extraction

```
saving rep LAB9/NAND2X1/extracted
Getting layout proper bagGetting layout proper bagLoading techComp.cxt
```

The extracted view looks like the following:




NAND2X1 Extracted view (Top level)




NAND2X1 Extracted view (Lower level)


Running LVS, we get the success message! Hence we move forward and create the analog_extracted view of NAND2X1.






We include all the parasitic components in our design to be later used for config view.






NAND2X1 analog_extracted view

Hence, we have successfully created all five views for NAND2X1.




2) Designing a NOR2X1 cell



NOR2X1 Schematic


pmos $W/L = (6.0\mu\text{m}) / (0.6\mu\text{m}) = 10$ $W/L=10$. This is a size 4 pmos.

nmos $W/L = (1.5\mu\text{m}) / (0.6\mu\text{m}) = 2.5$ $W/L=2.5$. This is a size 1 nmos.



NOR2X1 Symbol


We create the layout of NOR2X1 similar to how we created from NAND2X1.



NOR2X1 Layout

Running DRC, we get no errors.

```
***** Summary of rule violations for cell "NOR2X1 layout" *****  
Total errors found: 0
```


DRC
✕

Checking Method
☒ flat
☐ hierarchical
☐ hier w/o optimization

Checking Limit
☒ full
☐ incremental
☐ by area

Coordinate
Sel by Cursor

Switch Names
Set Switches

Run-Specific Command File
☐

Inclusion Limit
Limit Rule Errors
☐

Join Nets With Same Name
☒
Limit Run Errors
☐

Echo Commands
☐

Rules File


Rules Library
☒

Machine
☒ local
☐ remote
Machine

Ignore Missing Cell Masters
☐

OK
Cancel
Defaults
Apply
Help

Now, we do Extract and LVS for the NOR2X1.


Extractor
✕

Extract Method
☒ flat
☐ macro cell
☐ full hier
☐ incremental hier

View Names

Extracted

Excell

Switch Names
Set Switches

Run-Specific Command File
☐

Inclusion Limit
Limit Rule Errors
☐

Join Nets With Same Name
☒
Limit Run Errors
☐

Echo Commands
☐

Rules File


Rules Library
☒

Machine
☒ local
☐ remote
Machine


Ignore Missing Cell Masters
☐

OK
Cancel
Defaults
Apply
Help


```
saving rep LAB9/NOR2X1/extracted
Getting layout proper bagGetting layout proper bagLoading techComp.cxt
```



NOR2X1 Extracted view (Top level)



NOR2X1 Extracted view (Lower level)

Artist LVS

Commands

Help

cadence

Run Directory

LVS

Browse

Create Netlist

☒ schematic

☒ extracted

Library

LAB9

Cell

NOR2X1

View

schematic

Browse

Sel by Cursor

Browse

Sel by Cursor

Rules File

divaLVS.ru1

Browse

Rules Library

☒ NCSU_TechLib_ami06

LVS Options

☒ Rewiring

☐ Device Fixing

☐ Create Cross Reference

☒ Terminals

Correspondence File

☐ lvs_corr_file

Create

Switch Names

Priority

0

Run

background

Run

Output

Error Display

Monitor

Info



Backannotate

Parasitic Probe


Build Analog


Build Mixed

6




We include all the parasitic components in our design to be later used for config view.





NOR2X1 analog_extracted view

3) Testing the TBnor and TBnand cells in config view



TBnor schematic

New Configuration

Top Cell

Library: LAB9

Cell: TBnor

View: schematic

Global Bindings

Library List: myLib

View List: :ctre cmos_sch cmos.sch schematic veriloga ahdl pspice dspf

Stop List: spectre

Constraint List:


Description

Default template for spectre

Note:

Please remember to replace Top Cell Library, Cell, and View fields with the actual names used by your design.

OK Cancel Use Template Help




TBnor tree view

Now, we simulate the circuit with $CL = 2p$ and $T = 200n$. I did trial runs for CL values from $1p$ to $10p$ and T values from $50n$ to $500n$. These values seemed the perfect fit, where there is a noticeable propagation delay as well as the output reaching the final value comfortably.


The input pulse signals are as follows:

A = delay – 0, fall time – $0.05 \cdot T$, rise time – $0.05 \cdot T$, pulse width – $0.45 \cdot T$, period – T


B = delay – 0, fall time – $0.05 \cdot T$, rise time – $0.05 \cdot T$, pulse width – $0.95 \cdot T$, period – $2 \cdot T$




TBnor ADE L



TBnor output waveform



OK Cancel Use Template Help




TBnd tree view

Now, we simulate the circuit with $CL = 2p$ and $T = 200n$. I did trial runs for CL values from $1p$ to $10p$ and T values from $50n$ to $500n$. These values seemed the perfect fit, where there is a noticeable propagation delay as well as the output reaching the final value comfortably.


The input pulse signals are as follows:

A = delay – 0, fall time – $0.05 \cdot T$, rise time – $0.05 \cdot T$, pulse width – $0.45 \cdot T$, period – T

B = delay – 0, fall time – $0.05 \cdot T$, rise time – $0.05 \cdot T$, pulse width – $0.95 \cdot T$, period – $2 \cdot T$



TBnand ADE L



TBnand output waveform