
ECE520: Lab 6 Inverter layout and DRC


Name: Arijit Sengupta, ID: 001441748

1) Drawing an inverter layout



This is what the final inverter layout should look like.


Step 1: Setting the display options (in terms of λ)




Step 2: Creating the nmos transistor

The dimensions are as follows: W = 3μ m = 10λ L = 0.6μ m = 2λ


nactive layer: the sizes of the nactive layer should be $10\lambda \times 12\lambda = 3.0\mu \times 3.6\mu$ m




metal1 layer for Source (S) and Drain (D): As per the design rules, metal1 min. width is 4λ (1.2μm) and metal1-metal1 min. distance is also 4λ (1.2μm). Contacts inside the metal1 layer is $2\lambda \times 2\lambda$ (0.6μm \times 0.6μm).



poly layer: the sizes of the poly layer should be $2\lambda \times 14\lambda = 0.6\mu m \times 4.2\mu m$



nselect layer: Because nactive is $10\lambda \times 12\lambda$, the nselect layer will be $14\lambda \times 16\lambda$.



Step 3: Creating the pmos transistor


pactive dimensions are: $20\lambda \times 12\lambda = 6.0\mu \times 3.6\mu m$,

metal1: The distance between two metal1 layers is 4λ minimum, while each metal1 is 4λ wide: source (S) and drain (D). While both the S and D connection metal1 layers will be 19λ x 4λ , the pactive is 20λ .

poly: The rules for poly are identical. It should be 2λ wide and 1λ away from both metal 1 layers.

pselect: rules for this are identical. A 2λ overhang from both sides of the pactive is necessary.


nwell: The nwell should cover the pactive by 7 λ (2.1 μ m). So, the nwell will be 34 λ x 26 λ = 10.2 μ m x 7.8 μ m.



Step 4: Creating the input (A) and output (Y) pins


Creating the input (A) pin - a 4λ x 4λ poly layer, connected to the up-down long poly; a 4λ x 4λ metal 1 layer, which is occupying exactly the same area as the poly; and a 2λ x 2λ contact (cc) that is exactly in the middle of this 4λ x 4λ .

Creating the output (Y) pin - The output pin is the metal1 on the right side of both transistors, which is made by stretching the metal1 above and shorting it to the one below.




Step 5: Creating the vdd! And gnd! for the transistors


Creating the gnd! - metal1 layer on the bottom to create the gnd! rail, $24\lambda \times 8\lambda = 7.2\mu m \times 2.4\mu m$ with pactive layer of $20\lambda \times 4\lambda$ (6 $\mu m \times 1.2\mu m$) inside it and 3 contacts to connect metal1 (gnd!) and pactive.



Creating the vdd! - metal1 layer on top to create the vdd! rail also $24\lambda \times 8\lambda = 7.2\mu m \times 2.4\mu m$ with nactive layer of $20\lambda \times 4\lambda$ ($6\mu m \times 1.2\mu m$) inside it and 3 contacts to connect metal1 (vddd!) and nactive.



Making the connections - Stretching the metal1, connected to the source (S) of pmos above to connect to the vdd! rail and the same for the source (S) connection of the nmos on the bottom, stretching it to touch the gnd! rail.



vdd! connection

gnd! connection

Step 6: Labelling the layout -

- vdd! -upper supply rail
- gnd! lower supply rail
- A inverter input
- Y inverter output

2) DRC: Design Rule Checking


The design rule files are copied into the working directory:

~/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06

The bash commands used to do the same are:

```
-bash-4.26 op /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/techfile/divaDRC.rul /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06
-bash-4.26 op /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06
-bash-4.26 op /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06
-bash-4.26 op /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06
-bash-4.26 is command not found
-bash-4.26 is command not found
-bash-4.26 is command not found
-bash-4.26 is active divaDRC.rul elec MI_ELEC ml_p MI_FOLY m3_m2 metal2 NCSU_TechLib_ami06.layermap nmos nwell poly sym_pins.Cat comisinfo.tag divaLXT.rul layout_macros.Cat ml_n Ml_P m2_m1 M3_M2 metal3 NCSU_TechLib_ami06.TopCat ntap pactive ptap tech.db
data.dm divaLVS.rul ml_elec MI_N ml_poly M2_M1 metal1 nactive NCSU_TechLib_ami06.TopCat NTAP pmos sym_contacts.Cat
```

The design is verified by Verify->DRC. It returns 2 errors as follows:



These errors tell us that the active regions must be surrounded by select regions.

- The pactive below (in the nmos) must be surrounded by pselect.
- The nactive below (in the pmos) must be surrounded by nselect.

After drawing the select regions, DRC is run again and returns no error. Hence the design is successful.

