


## ECE520: Lab 6 Inverter layout and DRC


Name: Arijit Sengupta, ID: 001441748

### 1) Drawing an inverter layout



This is what the final inverter layout should look like.


Step 1: Setting the display options (in terms of  $\lambda$ )




Step 2: Creating the nmos transistor

The dimensions are as follows:  $W = 3\mu\text{m} = 10\lambda$   $L = 0.6\mu\text{m} = 2\lambda$


**nactive layer:** the sizes of the nactive layer should be  $10\lambda \times 12\lambda = 3.0\mu\text{m} \times 3.6\mu\text{m}$



**metal1 layer for Source (S) and Drain (D):** As per the design rules, metal1 min. width is  $4\lambda$  ( $1.2\mu\text{m}$ ) and metal1-metal1 min. distance is also  $4\lambda$  ( $1.2\mu\text{m}$ ). Contacts inside the metal1 layer is  $2\lambda \times 2\lambda$  ( $0.6\mu\text{m} \times 0.6\mu\text{m}$ ).




**poly layer:** the sizes of the poly layer should be  $2\lambda \times 14\lambda = 0.6\mu\text{m} \times 4.2\mu\text{m}$



**nselect layer:** Because nactive is  $10\lambda \times 12\lambda$ , the nselect layer will be  $14\lambda \times 16\lambda$ .








#### Step 4: Creating the input (A) and output (Y) pins

Creating the input (A) pin - a  $4\lambda \times 4\lambda$  poly layer, connected to the up-down long poly; a  $4\lambda \times 4\lambda$  metal1 layer, which is occupying exactly the same area as the poly; and a  $2\lambda \times 2\lambda$  contact (cc) that is exactly in the middle of this  $4\lambda \times 4\lambda$ .

Creating the output (Y) pin - The output pin is the metal1 on the right side of both transistors, which is made by stretching the metal1 above and shorting it to the one below.




Input A


Output Y

### Step 5: Creating the vdd! And gnd! for the transistors


Creating the gnd! - metal1 layer on the bottom to create the gnd! rail,  $24\lambda \times 8\lambda = 7.2\mu\text{m} \times 2.4\mu\text{m}$  with pactive layer of  $20\lambda \times 4\lambda$  ( $6\mu\text{m} \times 1.2\mu\text{m}$ ) inside it and 3 contacts to connect metal1 (gnd!) and pactive.




Creating the vdd! - metal1 layer on top to create the vdd! rail also  $24\lambda \times 8\lambda = 7.2\mu\text{m} \times 2.4\mu\text{m}$  with pactive layer of  $20\lambda \times 4\lambda$  ( $6\mu\text{m} \times 1.2\mu\text{m}$ ) inside it and 3 contacts to connect metal1 (vddd!) and pactive.



Making the connections - Stretching the metal1, connected to the source (S) of pmos above to connect to the vdd! rail and the same for the source (S) connection of the nmos on the bottom, stretching it to touch the gnd! rail.



vdd! connection



gnd! connection

Step 6: Labelling the layout -

- vdd! -upper supply rail
- gnd! - lower supply rail
- A - inverter input
- Y - inverter output

## 2) DRC: Design Rule Checking



The design rule files are copied into the working directory:

~/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU\_TechLib\_ami06

The bash commands used to do the same are:

```
-bash-4.2$ cp /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/techfile/divaDRC.rul /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06
-bash-4.2$ cp /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/techfile/divaEXT.rul /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06
-bash-4.2$ cp /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/techfile/divaLVS.rul /network/rit/home/as447343/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06
-bash-4.2$ cd ~/cadence/TechLibs/ncsu-cdk-1.6.0.beta/lib/NCSU_TechLib_ami06
-bash-4.2$ ls
-bash: ls: command not found
-bash-4.2$ ls
active          divaDRC.rul    elec          MI_ELEC      mi_p          MI_POLY      m3 m2         metal2       NCSU_TechLib_ami06.layermap  nmos         nwell         poly          sym_pins.Cat
cdsinfo.tag     divaEXT.rul   layout_macros.Cat  mi_n         MI_P          m2 m1         M3 M2         metal3       NCSU_TechLib_ami06.TopCat  ntap         pactive       ptap          tech.db
data.dsn        divaLVS.rul   mi_elec        MI_N         mi_poly       M2_M1        metal         nactive      NCSU_TechLib_ami06.TopCat$  NTAP         pmos         sym_contacts.Cat
-bash-4.2$
```

The design is verified by Verify->DRC. It returns 2 errors as follows:




```
DRC started.....Sat Nov  2 16:03:16 2019
completed ....Sat Nov  2 16:03:16 2019
CPU TIME = 00:00:00  TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "inverter layout" *****
# errors  Violated Rules
      2  (DBM Rule 1.1) Active must be inside select
      2  Total errors found
```

These errors tell us that the active regions must be surrounded by select regions.

- The pactive below (in the nmos) must be surrounded by pselect.
- The nactive below (in the pmos) must be surrounded by nselect.



After drawing the select regions, DRC is run again and returns no error. Hence the design is successful.



```
DRC started.....Sat Nov  2 16:14:48 2019
completed ....Sat Nov  2 16:14:48 2019
CPU TIME = 00:00:00  TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "inverter layout" *****
Total errors found: 0
```