
SoC Design Using OpenLANE Report

Arijit Sengupta, 09th October 2020

Steps covered in the workshop:

- 1. Macro Hardening
- 2. SoC Integration

Macro Hardening steps:



First, we clone OpenLANE from GIthub:

```
ừ Applications Menu 🏸 🗔 Terminal - @db02684dc7...
                                                                                         14:21
                           erminal - @db02684dc741:/openLANE_flow/openlane_master
 File Edit View Terminal Go Help
flow.tcl
LICENSE
                                                  openlane_master
README.md
AUTHORS.md
                                                                    regression_results scripts
                                designs
 clean_runs.tcl CONTRIBUTING.md doc
                                                                    run_designs.py
[root@db02684dc741 openLANE_flow]# cd openlane_master
[root@db02684dc741 openlane_master]# ls
AUTHORS.md
               CONTRIBUTING.md
                                docker_build
                                              Makefile
                                                                  run_designs.py
clean_runs.tcl designs
                                flow.tcl
                                              README.md
                                LICENSE
 configuration
                                              regression_results travisCI
[root@db02684dc741 openlane_master]#
```

We are not going to explore this in the labs so I will not proceed with the next commands to set up OpenLANE tool which are:

```
export PDK_ROOT=<absolute path to where skywater-pdk and open_pdks will reside>
make
make test # This is to test that the flow and the pdk were properly installed
```

Steps to implement the lab:

Go to below folder

cd work/tools/openlane_working_dir/openLANE_flow

Now run below steps

```
mkdir my_sources
cp designs/spm/src/spm.v my sources/my design.v
```

Open my_design.v using below command

```
leafpad my_sources/my_design.v
```

Change top level module name from spm to my_design. Now run below command

```
./flow.tcl -design my_design -src my_sources/my_design.v -
init design config
```

```
ừ Applications Menu 💃 🧭 my_design.v
                                                     Terminal - @db02684dc7...
                                                                                                                                 16:11
<u>File Edit Search Options Help</u>
// Copyright 2020 Efabless Corporation
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
          http://www.apache.org/licenses/LICENSE-2.0
/// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
module my_design(clk, rst, x, y, p);
     parameter size = 32;
     input clk, rst;
     input y;
     input[size-1:0] x;
     output p;
     wire[size-1:1] pp;
     wire[size-1:0] xy;
     genvar i;
     CSADD csa0 (.clk(clk), .rst(rst), .x(x[0]&y), .y(pp[1]), .sum(p)); generate for(i=1; i<size-1; i=i+1) begin
```

```
Connected (encrypted) to: db02684dc741:20 ()
<u>File Edit View Terminal Go Help</u>
[root@db02684dc741 openLANE_flow]# cp
[root@db02684dc741 openLANE_flow]# ls
AUTHORS.md CONTRIBUTING.md flow.
                                                designs/spm/src/spm.v my_sources/my_design.v
                                          flow.tcl
                                                                                    run_designs.py
                                                          openlane_master
                                          LICENSE
                                                          README.md
clean runs.tcl
                                                                                    scripts
sign config
 INFO]: Creating design src directory /openLANE_flow/designs/my_design/src
INFO]: Populating /openLANE_flow/designs/my_design/config.tcl..
INFO]: Copying my_sources/my_design.v to my_sources/my_design.v
 openLANE_flow/designs/my_design/config.tcl
Please modify CLOCK_PORT, CLOCK_PERIOD and add your advanced settings to /openLANE_flow/designs/my_d
 INFO]: Exiting
 root@db02684dc741 openLANE_flow]# ./flow.tcl -design my_design -src my_sources/my_design.v -init_de
sign_config
[INFO]:
```

Open below file:

leafpad designs/my design/config.tcl

Change clock period as shown in video; Save and close. Run below command

```
./flow.tcl -design my design -tag first run
```

Post synthesis, what is the Flip-Flop (FF) ratio for the design?

- 1) Flop ratio = Total no. of FFs / Total number of cells = 0.172
- 2) Look for correct yosys stat file in below folder

leafpad designs/my design/runs/first run/reports/synthesis/yosys 2.stat

```
Connected (encrypted) to: db02684dc741:20 ()
                                                            Terminal - @db02684dc741:/openLANE_flow
                                                                                                                                                                                   + _ = ×
File Edit View Terminal Go Help
                  Line 224
                                    (Message):
                                                        Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
        read,
                                   (Message):
LEF read, Line 227 (Message):
LEF read, Line 228 (Message):
                                                        Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring
LEF read, Line 220 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.

LEF read, Line 229 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.

LEF read, Line 265 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.

LEF read, Line 266 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.

LEF read: Processed 772 lines.
Reading DEF data from file /openLANE_flow/designs/my_design/runs/first_run//results/routing/my_desig
n.def.
 This action cannot be undone.
   Processed 4 vias total
   Processed 3307 subcell instances total.
   Processed 38 pins total
   Processed 2 special nets total.
Processed 414 nets total.
EF read: Processed 12304 lines.
[INFO]: Loading my_design
Loading DRC CIF style:
No errors found
[INFO]: COUNT:
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/openLANE_flow/designs/my_design/runs/first_run//logs/magic/magic.drc)
[INFO]: Saving mag view with DRC errors(/openLANE_flow/designs/my_design/runs/first_run//results/mag
ic/my_design.drc.mag)
[INFO]: Saved
 INFO]: Running LVS...
INFO]: /openLANE_flow/designs/my_design/runs/first_run//results/magic/my_design.spice against /open
ANE flow/designs/my design/runs/first run//results/synthesis/my design.synthesis preroute.v
```

```
Connected (encrypted) to: db02684dc741:20 ()
                                                             Terminal - @db02684dc741:/openLANE_flow
                                                                                                                                                                                   + _ a ×
Class: sky130_fd_sc_hd__inv_8 instances: 63
Class: sky130_fd_sc_hd__clkbuf_1 instances: 8
Class: sky130_fd_sc_hd__a21boi_4 instances: 1
Class: sky130_fd_sc_hd__or2_4 instances: 1
Class: sky130_fd_sc_hd__and2_4 instances: 32
Class: sky130_fd_sc_hd__and2_4 instances: 31
Class: sky130_fd_sc_hd__diode_2 instances: 759
Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 229
Circuit contains 416 nets.
 <u>File Edit View Terminal Go Help</u>
Circuit 1 contains 1367 devices, Circuit 2 contains 1367 devices.
Circuit 1 contains 416 nets,     Circuit 2 contains 416 nets.
Circuits match with 223 symmetries.
Netlists match with 223 symmetries.
Nettists match with 223 symmetries.
Circuits match correctly.
Result: Circuits match uniquely.
Logging to file "/openLANE_flow/designs/my_design/runs/first_run//results/lvs/my_design.lvs.log" dis
abled
 VS Done.
 LVS reports no net, device, pin, or property mismatches.
Total errors = 0
Magic 8.3 revision 37 - Compiled on Mon Jul 20 03:07:05 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A
```

No DRC or LVS errors! That is a good sign.

```
Connected (encrypted) to: db02684dc741:20 ()
                                                                    Terminal - @db02684dc741:/openLANE_flow
                                                                                                                                                                                                        + _ d >
 <u>File Edit View Terminal Go Help</u>
Completed 100%
Completed 100%

Extracting sky130_fd_sc_hd__decap_12 into sky130_fd_sc_hd__decap_12.ext: sky130_fd_sc_hd__decap_12: 2 warnings

Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext: sky130_fd_sc_hd__decap_3: 2 warnings

Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext: Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext: Extracting my_design into my_design.ext:

Completed 5%
Extracting my_
Completed 5%
Completed 10%
Completed 16%
Completed 21%
Completed 26%
Completed 31%
 Completed 36%
Completed 41%
 Completed 47%
 Completed 52%
 Completed 57%
 Completed 62%
 Completed 67%
Completed 72%
 Completed 78%
 Completed 83%
 Completed 88%
 Completed 93%
 Completed 98%
Completed 100%
```

Debugging completed.

```
cted (encrypted) to: db02684dc741:20 ()
🙀 Applications Menu 💃 🧭 yosys_2.stat.rpt
                                                      Terminal - @db02684dc7...
                                                                                                                            16:56
                                                          yosys_2.stat.rpt
File Edit Search Options Help
17. Printing statistics.
 == my_design ===
    Number of wires:
                                                374
    Number of wire bits:
                                                405
    Number of public wires:
                                                 39
    Number of public wire bits:
                                                 70
    Number of memories:
                                                   0
    Number of memory bits:
                                                   0
    Number of processes:
                                                   0
    Number of cells:
                                                370
       sky130_fd_sc_hd__a21boi_4
                                                  1
      sky130 fd sc hd a2bb2o 4
sky130 fd sc hd a2bb2o 4
sky130 fd sc hd and2 4
sky130 fd sc hd buf 1
sky130 fd sc hd dfrtp 4
                                                 31
                                                 32
                                                116
                                                 64
       sky130_fd_sc_hd__inv_8
                                                 63
       sky130_fd_sc_hd__o22a_4
sky130_fd_sc_hd__or2_4
sky130_fd_sc_hd__xor2_4
                                                 31
                                                 31
    Chip area for module '\my_design': 5311.344000
```

Scenario 1 (open config.tcl using leafpad and add below lines):

```
set ::env(FP_ASPECT_RATIO) "1"
set ::env(PL_TARGET_DENSITY) "0.8"
```

Run below command:

```
./flow.tcl -design my design -tag first run -overwrite
```

Once the run finishes, type below command

```
cd designs/my_design/runs/first_run/results/magic
magic -T
~/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky1
30A.tech my_design.mag
```

Select whole layout area by left click on bottom left of design and right click on top right of the design and press keypad S

Then on tkcon, type below command:

box

```
[INFO]: Version: N/A
[INFO]: Version: N/A
[INFO]: Using design configuration at /openLANE_flow/designs/my_design/config.tcl
[INFO]: Removing exisiting run /openLANE_flow/designs/my_design/runs/first_run/
mergeLef.py: Merging LEFs
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
mergeLef.py: Merging LEFs complete
```

