COL215 Hardware Assignment 3

Arinjay Singhal 2023CS10041 Vihaan Luhariwala 2023CS10151

November 2024

1 Introduction

The objective of the assignment is: implementation of AES decryption operation. The components involved are memory elements (RAM, ROM and registers), FSM and control unit.

2 Design

The design of the AES decryption operation is as follows:

- main control unit: it takes clk and reset as input and performs as decryption on the input data from the memory.
- memory: it stores the input data, round keys and sbox values.
- main FSM: it controls the flow of the decryption operation.

3 Logic

We use memory elements to load the ciphertext, round keys, and the inverse S-box matrix. The ciphertext is processed through a series of steps: Add Round Key, Inverse Mix Columns, Inverse Shift Rows, and Inverse Sub Bytes, with each step controlled by an FSM. The final plaintext is then displayed on an FPGA board, one column at a time, using a segment display process. Each process has its own FSM, and an additional FSM manages transitions between these processes, all synchronized to a clock.

3.1 main control unit

It has following fsm's:

- cycle_process: it updates the current fsm to the next fsm.
- whole_state_update: it updates the current 128 bit state by reading from the memory.
- main_proc: it does the aes decryption operation on current 128 bit state.
- seg_display: it displays the current 128 bit state.

3.2 memory

We generated 3 memories:

• sbox: it stores the sbox values.

• round_keys: it stores the round keys.

• input: it stores the input data.

We used block memory generator from IP catalog to generate the memories. The width of memories is 8 bit and depth is 256 for sbox and 160 for round keys and 32 for input. We then load the memories with the COE files and fill empty spaces with 0.




Figure 1: Block diagram of memory

3.3 main FSM

Main fsm controls the flow of the decryption operation. It is divided into round_counter, process_counter, intermediate_counter and step_counter. The delay to switch between states is 10 clock cycles. Round_counter is used to keep track of the current round (10 rounds in total). Process_counter is used to keep track of the current process (4 processes of AES decryption). Intermediate_counter tracks the current intermediate state (4 (in case of row operation) or 16 (in case of byte operation)). Step_counter is used to keep track of the current step (depends on the process).




Figure 2: Block diagram of FSM

3.4 whole_state_update

It reads the 128 bit state from the memory and updates the current state signal (128 bit) with the read value. It has 2 steps indicating read and update. These have delay of 10 clock cycles.




Figure 3: Block diagram of whole_state_update

3.5 main_proc

It performs the AES decryption operation on the current state. It takes its states from main FSM and performs the operations according to the signals.

3.6 seg_display

It displays the current state on the 7 segment display. We define 4 output columns before calling this state. It switches between the columns after 2^{28} clock cycles.




Figure 4: Block diagram of seg_display

3.7 cycle_process

It updates the current fsm to the next fsm based on the done signal from the current fsm.




Figure 5: Block diagram of cycle_process

4 Simulation

4.1 Main FSM




Figure 6: Simulation of FSM




Figure 7: Simulation of FSM

4.2 Main control unit




Figure 8: Simulation of main control unit




Figure 9: Simulation of main control unit




Figure 10: Simulation of main control unit

4.3 RTL Schematic

4.3.1 Main FSM




Figure 11: RTL Schematic




Figure 12: RTL Schematic




Figure 13: RTL Schematic

4.3.2 Main control unit




Figure 14: RTL Schematic




Figure 15: RTL Schematic




Figure 16: RTL Schematic




Figure 17: RTL Schematic

5 Synthesis Report

```
Start RTL Component Statistics
  Detailed RTL Component Info :
   +---Adders :
         2 Input
                   32 Bit
                               Adders := 18
         3 Input 32 Bit
                              Adders := 2
                              Adders := 1
Adders := 1
         2 Input 28 Bit
         2 Input 2 Bit
                              XORs := 18
   +---XORs :
         2 Input
                   8 Bit
         9 Input
                     8 Bit
                  8 Bit
         8 Input
                                  XORs := 2
   +---Registers :
                    128 Bit
                              Registers := 2
                    32 Bit
                              Registers := 15
                     28 Bit
                              Registers := 1
                      8 Bit
                              Registers := 18
                      7 Bit
                              Registers := 1
                     5 Bit
                              Registers := 1
                      4 Bit
                              Registers := 3
                              Registers := 2
                      2 Bit
                      1 Bit
                              Registers := 20
   +---Muxes :
        2 Input 128 Bit
                               Muxes := 15
         4 Input 128 Bit
                              Muxes := 5
        4 Input 32 Bit
2 Input 32 Bit
                                Muxes := 19
                               Muxes := 45
         6 Input 32 Bit
                               Muxes := 1
         3 Input 32 Bit
                                Muxes := 2
                               Muxes := 15
        2 Input
                   8 Bit
3
        4 Input 8 Bit
                               Muxes := 2
        2 Input 7 Bit
2 Input 5 Bit
                                Muxes := 3
                               Muxes := 2
         4 Input 4 Bit
                              Muxes := 1
        2 Input 1 Bit
4 Input 1 Bit
                               Muxes := 62
Muxes := 32
                           Muxes := 3
        6 Input 1 Bit
3 Input 1 Bit
1
                               Muxes := 3
3 | Finished RTL Component Statistics
```

Figure 18: Synthesis Report

```
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1958.621 ; gain = 1030.129
Finished RTL Optimization Fhase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1958.621 ; gain = 1030.129
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Initializing timing engine
Parsing XDC File [D:/hw32/hw32.runs/synth 1/dont touch.xdc]
Finished Parsing XDC File [D:/hw32/hw32.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00.001 . Memory (MB): peak = 1958.621; gain = 0.000 INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
Constraint Validation Runtime: Time (s): cpu = 00:00:00:00; elapsed = 00:00:00.0028. Memory (MB): peak = 1958.621; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1958.621 ; gain = 1030.129
Start Loading Part and Timing Information
Loading part: xc7a35tcpg236-1
Finished Loading Fart and Timing Information: Time (s): cpu = 00:00:35; elapsed = 00:00:44. Memory (MB): peak = 1958.621; gain = 1030.129
```

Figure 19: Synthesis Report




Figure 20: Synthesis Report

6 Utilization Report

Site Type	i	Used	i	Fixed	i	Prohibited	i	Available	i	Util%	i
Slice LUTs*		1777	i	0		0		20800		8.54	
LUT as Logic	Ī	1777	I	0	I	0	Ī	20800	Ī	8.54	T
LUT as Memory	Ī	0	I	0	I	0	Ī	9600	Ī	0.00	T
Slice Registers	Ī	1059	I	0	Ī	0	Ī	41600	Ī	2.55	T
Register as Flip Flop	Ī	1059	I	0	I	0	Ī	41600	Ī	2.55	1
Register as Latch	Ī	0	١	0	I	0	Ī	41600	I	0.00	T
F7 Muxes	Ī	3	Ī	0	I	0	Ī	16300	I	0.02	T
F8 Muxes	Ī	0	1	0	1	0	Ī	8150	Ī	0.00	T
+	+		4		+		+		+-		+

Figure 21: Utilization Report

+·			-	Asynchronous
i	0		-	-
ı	0	_ _	-	Set
I	0	_	-	Reset
I	0	_	Set	- 1
I	0	_	Reset	- 1
I	0	Yes	-	-
I	4	Yes	-	Set
1	87	Yes	-	Reset
1	34	Yes	Set	-
I	934	Yes	Reset	-
+		+	+	++

Figure 22: Utilization Report

+	+		+-		+-		+		+
Site Type								Available Util%	ı
Block RAM Tile		1.5	1	0	1	0	Ċ	50 3.00	l
RAMB36/FIFO*	- 1	0	I	0		0	I	50 0.00	
RAMB18	1	3	I	0	1	0	I	100 3.00	
RAMB18E1 o	nly	3	I		ļ 		I	ļ	l

Figure 23: Utilization Report

Í		İ	Used	ĺ	Fixed	Ī	Prohibited	İ	Available	İ	Util%
	BUFGCTRL	Ī	1		0		0				3.13
1	BUFIO	ı	0	ı	0	Ī	0	Ī	20	I	0.00
1	MMCME2_ADV	Ī	0	ı	0	Ī	0	Ī	5	I	0.00
1	PLLE2_ADV	Ī	0	ı	0	Ī	0	Ī	5	I	0.00
1	BUFMRCE	ı	0	ı	0	I	0	I	10	I	0.00
-1	BUFHCE	I	0	l	0	I	0	I	72	I	0.00
-1	BUFR	I	0	I	0	I	0	I	20	I	0.00
+-		+-		+-		+		+		+	+

Figure 24: Utilization Report

+	-+-		+		+		+		+-		-+
Site Type						Prohibited					I
	-+-		+		+-						+
Bonded IOB		16	ı	0	ı	0	ı	106	ı	15.09	ı
Bonded IPADs	-1	0	I	0	I	0	I	10	ı	0.00	-1
Bonded OPADs	-1	0	I	0	I	0	I	4	ı	0.00	1
PHY_CONTROL	1	0	I	0	I	0	I	5	ı	0.00	1
PHASER_REF	1	0	Ī	0	Ī	0	Ī	5	ı	0.00	1
OUT_FIFO	-1	0	Ī	0	I	0	I	20	ı	0.00	1
IN_FIFO	1	0	Ī	0	I	0	I	20	ı	0.00	1
IDELAYCTRL	1	0	Ī	0	Ī	0	Ī	5	ı	0.00	1
IBUFDS	1	0	Ī	0	I	0	I	104	ı	0.00	1
GTPE2_CHANNEL	1	0	Ī	0	Ī	0	Ī	2	ı	0.00	1
PHASER_OUT/PHASER_OUT_PHY	1	0	Ī	0	I	0	I	20	ı	0.00	1
PHASER_IN/PHASER_IN_PHY	1	0	Ī	0	Ī	0	Ī	20	ı	0.00	1
IDELAYE2/IDELAYE2_FINEDELAY	1	0	Ī	0	I	0	I	250	ı	0.00	1
IBUFDS_GTE2	1	0	Ī	0	Ī	0	Ī	2	ı	0.00	1
ILOGIC	1	0	ĺ	0	Ī	0	Ī	106	ı	0.00	1
OLOGIC	1	0	Ī	0	Ī	0	Ī	106	ı	0.00	1
+	-+		+		+		+		+-		-+

Figure 25: Utilization Report

1	Site Type	1	Used	+ ·	Fixed	+ Prohibited +	İ	Available	l	
i	BSCANE2	i	0	i	0		Ċ	4	I	0.00
i	CAPTUREE2	i	0	ĺ	0	. 0	i	1	ĺ	0.00
Ī	DNA_PORT	Ī	0	ı	0	0	Ī	1	ı	0.00
1	EFUSE_USR	Ī	0	I	0	0	Ī	1	ı	0.00
1	FRAME_ECCE2	Ī	0	I	0	0	Ī	1	ı	0.00
1	ICAPE2	Ī	0	I	0	0	Ī	2	ı	0.00
1	PCIE_2_1	Ī	0	ı	0	0	Ī	1	ı	0.00
1	STARTUPE2	Ī	0	l	0	0	Ī	1	ı	0.00
1	XADC	Ī	0	I	0	0	Ī	1	ı	0.00
+-		+		+-		+	+-		+-	+

Figure 26: Utilization Report

+-		+-		+-		-+
1	Ref Name	I	Used	I	Functional Category	I
+-		+-		+-		-+
1	FDRE	I	934	I	Flop & Latch	I
1	LUT6	I	756	I	LUT	1
1	LUT2	I	404	I	LUT	1
1	LUT5	I	299	I	LUT	1
1	LUT4	I	248	I	LUT	1
1	LUT1	I	230	I	LUT	1
1	CARRY4	I	171	I	CarryLogic	1
1	LUT3	I	93	I	LUT	1
1	FDCE	I	87	I	Flop & Latch	1
1	FDSE	I	34	I	Flop & Latch	1
1	OBUF	I	14	I	IO	1
1	FDPE	I	4	I	Flop & Latch	1
1	RAMB18E1	I	3	I	Block Memory	1
1	MUXF7	I	3	I	MuxFx	1
1	IBUF	I	2	I	IO	1
1	BUFG	I	1	I	Clock	I
+-		+-		+-		-+

Figure 27: Utilization Report

7 Final result

We ran our module on the FPGA after loading the memories with the 128 bit COE file from moodle. The output was as expected and the 7 segment display showed the correct output.



Figure 28: output column 1: F5C3




Figure 29: output column 2:92A1




Figure 30: output column 3: A133




Figure 31: output column 4:9b88