

Design and Implementation of an Asynchronous FIFO

Arish Faiz
Branch: EE6 (ICS)
Roll No: 23M1179

Abstract

This report presents a detailed summary of the principles and methodologies for designing a robust asynchronous First-In, First-Out (FIFO) memory buffer. Asynchronous FIFOs are fundamental components for safely transferring data between modules operating in different and unrelated clock domains. The core challenge in their design is the reliable generation of "full" and "empty" status flags, which depends on safely comparing write and read pointers across these asynchronous boundaries. This report details a proven method that employs Gray code pointers to ensure reliable synchronization. Key aspects of the design are explored, including the pointer generation mechanism, the logic for full and empty detection, the benefits of a pessimistic timing approach for status flags, and a modular design partitioning strategy that facilitates synthesis and static timing analysis.

Contents

1	Introduction to Asynchronous FIFOs	3
2	Pointer Design: Binary vs. Gray Codes	3
2.1	The Problem with Binary Pointers	3
2.2	Gray Codes: A Robust Solution	3
3	Implementing Full and Empty Logic	3
3.1	Empty Condition	3
3.2	Full Condition	4
4	Design Architecture and Partitioning	4
5	Conclusion	5
A	Appendix: Verilog RTL Code	6
A.1	Top-Level Module (fifol.v)	6
A.2	FIFO Memory (fifomem.v)	6
A.3	Read-to-Write Synchronizer (sync_r2w.v)	7
A.4	Write-to-Read Synchronizer (sync_w2r.v)	7
A.5	Read Pointer and Empty Logic (rptr_empty.v)	7
A.6	Write Pointer and Full Logic (wptr_full.v)	8

1 Introduction to Asynchronous FIFOs

An asynchronous FIFO is a memory buffer used to pass data from a write clock domain to a separate, asynchronous read clock domain. They are a critical component in complex SoCs and FPGAs where multiple clock sources are common. While the concept seems straightforward, implementing a functionally correct and robust asynchronous FIFO is a significant design challenge. Incorrectly implemented FIFOs often function correctly most of the time but are susceptible to rare failure conditions that are extremely difficult to detect during simulation and can lead to costly product recalls if not identified before production.

The primary difficulty arises from the need to determine the FIFO's status (full or empty). This requires comparing the write pointer, which operates in the write clock domain, with the read pointer, which operates in the read clock domain. Passing multi-bit pointer values across clock domains is inherently risky and requires specialized design techniques to avoid data corruption due to metastability.

This report details a robust methodology for asynchronous FIFO design that centers on using Gray code pointers to safely synchronize pointer values, enabling reliable status flag generation.

2 Pointer Design: Binary vs. Gray Codes

2.1 The Problem with Binary Pointers

A standard binary counter is not suitable for use as a pointer in an asynchronous FIFO. The issue arises when the pointer value is synchronized from its source clock domain to the destination clock domain for comparison. When a binary counter increments, multiple bits can change simultaneously. A classic example is the transition from 7 ('0111') to 8 ('1000'), where all four bits flip at once.

When these multiple changing bits are sampled by an asynchronous clock, there is no guarantee that they will all be captured on the same clock edge in the destination domain. This can lead to a completely erroneous pointer value being used for the full/empty comparison, causing the FIFO to either overflow (writing to a full FIFO) or underflow (reading from an empty FIFO). While handshaking protocols can be used to pass binary pointers safely, they introduce latency.

2.2 Gray Codes: A Robust Solution

Gray codes solve this synchronization problem elegantly. A key property of a Gray code is that only a single bit changes between any two consecutive values. This property eliminates the multi-bit synchronization issue; since only one bit changes at a time, it can be safely passed to the destination clock domain through a simple two-stage synchronizer without the risk of capturing an incorrect value. For this reason, Gray code counters are a common and robust approach for asynchronous FIFO pointers.

3 Implementing Full and Empty Logic

A critical design challenge is distinguishing between an empty FIFO and a full FIFO. In a simple implementation, both conditions occur when the write and read pointers are equal. The solution is to make the pointers one bit wider than required for addressing the memory depth. For a FIFO with $2^{(n-1)}$ locations, n -bit pointers are used.

3.1 Empty Condition

The FIFO is considered empty when the entire n -bit write pointer and read pointer are identical. This check is performed in the read clock domain by comparing the read pointer ('rptr') with the synchronized version of the write pointer ('rq2_wptr').




Figure 1: FIFO full and empty conditions using an extra pointer bit.

- An exact match ($rptr == rq2_wptr$) means the pointers have wrapped the same number of times and are at the same location, indicating the FIFO is empty.
- The 'empty' flag is generated in the read clock domain to ensure the read logic stops immediately when the FIFO becomes empty.

3.2 Full Condition

The FIFO is considered full when the write pointer has wrapped around the address space one more time than the read pointer. This condition is detected when:

1. The most significant bits (MSBs) of the write and read pointers are different.
2. The remaining, lower bits of the pointers are identical.

The logic to check for the full condition is implemented in the write clock domain to ensure that write operations are halted immediately when the FIFO is full. A simplified version of the check compares the next value of the write pointer ($wgraynext$) with a modified version of the synchronized read pointer ($wq2_rptr$): 'assign wfull_val = $(wgraynext == wq2_rptr[MSB], wq2_rptr[MSB-1], wq2_rptr[MSB-2:0]);$ ' This logic accounts for the properties of Gray codes to correctly identify the full state.

4 Design Architecture and Partitioning

To facilitate synthesis and static timing analysis, the design is partitioned into distinct modules based on their clock domains. This ensures that logic within each module is fully synchronous to a single clock.

The main modules are:

- `wptr_full`: Operates in the write clock domain ('wclk'). It contains the write pointer (a Gray code counter) and the logic to generate the 'wfull' flag.

A Appendix: Verilog RTL Code

This appendix contains the complete Verilog RTL code for the asynchronous FIFO design, as presented in the reference paper.

A.1 Top-Level Module (**fifol.v**)

```

1 module fifol #(parameter DSIZE = 8,
2               parameter ASIZE = 4)
3               (output [DSIZE-1:0] rdata,
4               output          wfull,
5               output          rempty,
6               input  [DSIZE-1:0] wdata,
7               input          winc, wclk, wrst_n,
8               input          rinc, rclk, rrst_n);
9
10  wire [ASIZE-1:0] waddr, raddr;
11  wire [ASIZE:0]   wptr, rptr, wq2_rptr, rq2_wptr;
12
13  sync_r2w #(ASIZE) sync_r2w
14    (.wq2_rptr(wq2_rptr), .rptr(rptr),
15     .wclk(wclk), .wrst_n(wrst_n));
16
17  sync_w2r #(ASIZE) sync_w2r
18    (.rq2_wptr(rq2_wptr), .wptr(wptr),
19     .rclk(rclk), .rrst_n(rrst_n));
20
21  fifomem #(DSIZE, ASIZE) fifomem
22    (.rdata(rdata), .wdata(wdata),
23     .waddr(waddr), .raddr(raddr),
24     .wclken(winc & ~wfull),
25     .wclk(wclk));
26
27  rptr_empty #(ASIZE) rptr_empty
28    (.rempty(rempty), .raddr(raddr),
29     .rptr(rptr), .rq2_wptr(rq2_wptr),
30     .rinc(rinc), .rclk(rclk),
31     .rrst_n(rrst_n));
32
33  wptr_full #(ASIZE) wptr_full
34    (.wfull(wfull), .waddr(waddr),
35     .wptr(wptr), .wq2_rptr(wq2_rptr),
36     .winc(winc), .wclk(wclk),
37     .wrst_n(wrst_n));
38 endmodule

```

Listing 1: Top-level Verilog code for the FIFO style #1 design

A.2 FIFO Memory (**fifomem.v**)

```

1 module fifomem #(parameter DATASIZE = 8, // Memory data word width
2               parameter ADDRSIZE = 4) // Number of mem address bits
3               (output [DATASIZE-1:0] rdata,
4               input  [DATASIZE-1:0] wdata,
5               input  [ADDRSIZE-1:0] waddr, raddr,
6               input          wclken, wfull, wclk);
7
8  // RTL Verilog memory model
9  localparam DEPTH = 1<<ADDRSIZE;
10  reg [DATASIZE-1:0] mem [0:DEPTH-1];
11

```

```

12 assign rdata = mem[raddr];
13
14 always @(posedge wclk)
15     if (wclken && !wfull) mem[waddr] <= wdata;
16
17 endmodule

```

Listing 2: Verilog RTL code for the FIFO buffer memory array

A.3 Read-to-Write Synchronizer (sync_r2w.v)

```

1 module sync_r2w #(parameter ADDRSIZE = 4)
2     (output reg [ADDRSIZE:0] wq2_rptr,
3      input  [ADDRSIZE:0] rptr,
4      input                wclk, wrst_n);
5
6     reg [ADDRSIZE:0] wq1_rptr;
7
8     always @(posedge wclk or negedge wrst_n)
9         if (!wrst_n) {wq2_rptr,wq1_rptr} <= 0;
10        else          {wq2_rptr,wq1_rptr} <= {wq1_rptr,rptr};
11
12 endmodule

```

Listing 3: Verilog RTL code for the read-clock to write-clock domain synchronizer

A.4 Write-to-Read Synchronizer (sync_w2r.v)

```

1 module sync_w2r #(parameter ADDRSIZE = 4)
2     (output reg [ADDRSIZE:0] rq2_wptr,
3      input  [ADDRSIZE:0] wptr,
4      input                rclk, rrst_n);
5
6     reg [ADDRSIZE:0] rq1_wptr;
7
8     always @(posedge rclk or negedge rrst_n)
9         if (!rrst_n) {rq2_wptr,rq1_wptr} <= 0;
10        else          {rq2_wptr,rq1_wptr} <= {rq1_wptr,wptr};
11
12 endmodule

```

Listing 4: Verilog RTL code for the write-clock to read-clock domain synchronizer

A.5 Read Pointer and Empty Logic (rp_ptr_empty.v)

```

1 module rp_ptr_empty #(parameter ADDRSIZE = 4)
2     (output reg        rempty,
3      output [ADDRSIZE-1:0] raddr,
4      output reg [ADDRSIZE:0] rp_ptr,
5      input  [ADDRSIZE:0] rq2_wptr,
6      input                rinc, rclk, rrst_n);
7
8     reg [ADDRSIZE:0] rbin;
9     wire [ADDRSIZE:0] rgraynext, rbinnext;
10
11     // GRAYSTYLE2 pointer
12     always @(posedge rclk or negedge rrst_n)
13         if (!rrst_n) {rbin, rp_ptr} <= 0;
14        else          {rbin, rp_ptr} <= {rbinnext, rgraynext};
15

```

```

16 // Memory read-address pointer
17 assign raddr = rbin[ADDRSIZE-1:0];
18
19 assign rbinnext = rbin + (rinc & ~rempty);
20 assign rgraynext = (rbinnext>>1) ^ rbinnext;
21
22 // FIFO empty when the next rptr == synchronized wptr
23 assign rempty_val = (rgraynext == rq2_wptr);
24
25 always @(posedge rclk or negedge rrst_n)
26     if (!rrst_n) rempty <= 1'b1;
27     else         rempty <= rempty_val;
28
29 endmodule

```

Listing 5: Verilog RTL code for the read pointer and empty flag logic

A.6 Write Pointer and Full Logic (wptr_full.v)

```

1 module wptr_full #(parameter ADDRSIZE = 4)
2     (output reg          wfull,
3      output [ADDRSIZE-1:0] waddr,
4      output reg [ADDRSIZE:0] wptr,
5      input [ADDRSIZE:0] wq2_rptr,
6      input          winc, wclk, wrst_n);
7
8     reg [ADDRSIZE:0] wbin;
9     wire [ADDRSIZE:0] wgraynext, wbinnext;
10
11 // GRAYSTYLE2 pointer
12 always @(posedge wclk or negedge wrst_n)
13     if (!wrst_n) {wbin, wptr} <= 0;
14     else         {wbin, wptr} <= {wbinnext, wgraynext};
15
16 // Memory write-address pointer
17 assign waddr = wbin[ADDRSIZE-1:0];
18
19 assign wbinnext = wbin + (winc & ~wfull);
20 assign wgraynext = (wbinnext>>1) ^ wbinnext;
21
22 // Simplified version of the three necessary full-tests:
23 assign wfull_val = (wgraynext=={~wq2_rptr[ADDRSIZE:ADDRSIZE-1],
24                                wq2_rptr[ADDRSIZE-2:0]});
25
26 always @(posedge wclk or negedge wrst_n)
27     if (!wrst_n) wfull <= 1'b0;
28     else         wfull <= wfull_val;
29
30 endmodule

```

Listing 6: Verilog RTL code for the write pointer and full flag logic