
PROJECT WORK

"Verilog Implementation of Digital Circuit Designs on FPGA using Vivado"

Topic: Traffic Light Controller Design using Verilog



Submitted by:Arjun Narula

2nd Year Electronics and Communications engineering
Punjab Engineering College (Deemed to be University)

ACKNOWLEDGEMENT

I take this opportunity to express my profound gratitude and deep regards to my guide Professor Poonam Kasturi and Ankur Sangal for their exemplary guidance, monitoring and constant encouragement throughout the course of this project.


The blessing, help and guidance given by him time to time shall carry me a long way in the journey of life on which I am about to embark.

My thanks and appreciations also go to my colleague in developing the project and people who have willingly helped me out with their abilities

PROBLEM STATEMENT


The aim of the project is to design a traffic controller for a T-intersection.

Let's understand the problem statement through the image given below.



The six cases present here eventually turn to the six states.

This is the state diagram:



From the state diagram we for the state table:

resent Itale A & c	Input	N S At Bict		MI RYG	M 2 T RY 9 RY	1000		376
	1						164	
001	TMG	001	1	001	001 10	0 100		
001	TMG	010	J					
010	TY	010	3	001	010 1	00 10	6	
011	TT4	011	3	001	100	001	0	
100	TY	100	}	010	001	010	100	
101	T54	10 1	}	100	100	100	001	V
110	TSY	110	3	100	100	100	010	-
	ТЧ	001	400	000	000	000	000	

VERILOG CODE

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 16.07.2020 12:53:25
// Design Name:
// Module Name: Traffic_Light_Controller
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Traffic_Light_Controller(
 input clk,rst,
 output reg [2:0]light_M1,
 output reg [2:0]light_S,
 output reg [2:0]light_MT,
```

```
output reg [2:0]light_M2
);
parameter S1=0, S2=1, S3=2, S4=3, S5=4,S6=5;
reg [3:0]count;
reg[2:0] ps;
parameter sec7=7,sec5=5,sec2=2,sec3=3;
always@(posedge clk or posedge rst)
  begin
  if(rst==1)
  begin
  ps<=S1;
  count<=0;
  end
  else
    case(ps)
       S1: if(count<sec7)
           begin
           ps<=S1;
           count<=count+1;</pre>
           end
         else
           begin
```

```
ps<=S2;
     count<=0;
     end
S2: if(count<sec2)
    begin
    ps<=S2;
    count<=count+1;</pre>
     end
  else
    begin
    ps<=S3;
     count <= 0;
     end
S3: if(count<sec5)
    begin
    ps<=S3;
    count<=count+1;</pre>
     end
  else
    begin
    ps<=S4;
     count<=0;
     end
S4:if(count<sec2)
    begin
    ps<=S4;
    count<=count+1;</pre>
     end
```

```
else \\
     begin
     ps<=S5;
     count<=0;
     end
S5:if(count<sec3)
     begin
     ps<=S5;
     count<=count+1;</pre>
     end
  else \\
     begin
     ps<=S6;
     count<=0;
     end
S6:if(count<sec2)
     begin
     ps<=S6;
     count<=count+1;</pre>
     end
  else
     begin
     ps<=S1;
     count<=0;
     end
default: ps<=S1;</pre>
```


```
endcase
end
always@(ps)
begin
  case(ps)
    S1:
    begin
      light_M1<=3'b001;
      light_M2<=3'b001;
      light_MT<=3'b100;
      light_S<=3'b100;
    end
    S2:
    begin
      light_M1<=3'b001;
      light_M2<=3'b010;
      light_MT<=3'b100;
      light_S<=3'b100;
    end
    S3:
    begin
      light_M1<=3'b001;
      light_M2<=3'b100;
      light_MT<=3'b001;
      light_S<=3'b100;
    end
    S4:
    begin
```

```
light_M1<=3'b010;
 light_M2<=3'b100;
 light_MT<=3'b010;
 light_S<=3'b100;
end
S5:
begin
 light_M1<=3'b100;
 light_M2<=3'b100;
 light_MT<=3'b100;
 light_S<=3'b001;
end
S6:
begin
 light_M1<=3'b100;
 light_M2<=3'b100;
 light_MT<=3'b100;
 light_S<=3'b100;
end
default:
begin
 light_M1<=3'b000;
 light_M2<=3'b000;
 light_MT<=3'b000;
 light_S<=3'b010;
end
endcase
```

endmodule

end

RTL-SCHEMATIC




TESTBENCH

`timescale 1ns / 1ps // Company: // Engineer: // // Create Date: 16.07.2020 23:44:40 // Design Name: // Module Name: Traffic_Light_Controller_TB // Project Name: // Target Devices: // Tool Versions: // Description: // // Dependencies: // // Revision:


```
// Revision 0.01 - File Created
// Additional Comments:
//
module Traffic_Light_Controller_TB;
reg clk,rst;
wire [2:0]light_M1;
wire [2:0]light_S;
wire [2:0]light_MT;
wire [2:0]light_M2;
Traffic\_Light\_Controller\ dut(.clk(clk)\ ,\ .rst(rst)\ ,\ .light\_M1(light\_M1)\ ,\ .light\_S(light\_S)
,.light_M2(light_M2),.light_MT(light_MT) );
initial
begin
  clk=1'b0;
  forever #(100000000/2) clk=~clk;
end
initial
begin
  rst=0;
  #100000000;
  rst=1;
  #100000000;
  rst=0;
  #(1000000000*200);
  $finish;
  end
endmodule
```

SIMULATED WAVEFORM




Upon analysing the waveform we can clearly see that the FSM works perfectly.

IO PORT ASSIGNMENT




The ports are assigned from the ucf file.

SCHEMATIC AFTER SYNTHESIS




REPORTS AFTER SYNTHESIS

TIMING REPORT




NOISE REPORT




UTILIZATION REPORT




POWER REPORT




SCHEMATIC AFTER IMPLEMENTATION



DEVICE LAYOUT AFTER IMPLEMENTATION




ZOOM IN VIEW




REPORTS AFTER IMPLEMENTATION


TIMING REPORT




NOISE REPORT



UTILIZATION REPORT



POWER REPORT



.

REFERENCES:

- 1) Ucf file for io assignment.
- 2) Nptel lectures on Digital design by prof. Srinivasan
- 3) Pdf given by Prof. Poonam Kasturi
- 4) http://www.asic-world.com/tidbits/verilog_fsm.html