




Machine-Level Programming I: Basics of Instruction Set Architecture

CS144 Fall 2024

Section 3.1-3.5

Yanjin Li

Big Picture



Lecture Goals


- **Define Instruction Set Architecture (ISA)**
- Basics of memory
- Basics of x86-64 ISA

Object: state + methods

An object is: **state** + **method**

- State is **data**
- Methods are operations on data *→ manipulates the state of the object*

These methods provide the **interface** of an object



Programming interface for users

Programmer



C
C++
Python
...

*there needs
to be an interface*

What's the
hardware
interface?



Hardware




Instruction Set Architecture (Architecture)

The architecture defines the
interface
between software and hardware

An ISA defines (among others):
States in hardware – e.g., memory
(Note: there are different kinds of memory)

Methods: instructions used to
change states (e.g., memory)



all of these
manipulate the state in
the hardware


Example

```
void swap (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq (%rdi), %rax
    movq (%rsi), %rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    ret
```

Assembly code

these instructions are
defined in the ISA



now we can
mess with the hardware

mulq

xorq

movq

leaq

Hardware
(Processor
+ Memory)



Compiling Into Assembly

C Code (sum.c)

```
long plus(long x, long y);

void sumstore(long x, long y,
              long *dest)
{
    long t = plus(x, y);
    *dest = t;
}
```

Generated x86-64 Assembly

```
sumstore:
    pushq    %rbx
    movq     %rdx, %rbx
    call     plus
    movq     %rax, (%rbx)
    popq     %rbx
    ret
```


Example command

```
gcc -Og -S sum.c
```

Produces file `sum.s`


Warning: Will get very different results on different machines due to different versions of gcc and different compiler settings.

Aside: Compiling



Why is ISA needed?

Early days of computer systems




→ we want this interface to be the same

In 1960's, IBM had 4 incompatible lines of computers




Why is ISA needed?

Early days of computer systems



*now the software
doesn't care*

Faster innovation with ISA



Success of IBM 360

and the hardware just needs to follow rules

IBM 360: Initial Implementations

	<i>Model 30</i>	<i>. . .</i>	<i>Model 70</i>
<i>Storage</i>	8K - 64 KB		256K - 512 KB
<i>Datapath</i>	8-bit		64-bit
<i>Circuit Delay</i>	30 nsec/level		5 nsec/level


IBM 360 instruction set architecture (ISA) completely hid the underlying technological differences between various models.

Milestone: The first true ISA designed as portable hardware-software interface!

Designing an ISA

- **Architecture (interface) design is a tradeoff**
- **On the one hand**
 - Want a compatible line of processors
 - Don't want to rewrite all software when new architecture available
- **On the other hand**
 - Need to maintain interface; innovation tends to be slow

Big Picture




Lecture Goals

- Define Instruction Set Architecture (ISA) and motivate the need for ISA
- Basics of memory address
- Basics of x86-64 ISA

Architectural States

all of these are visible to programs and manipulatable



■ Programmer-Visible State of CPU

- Registers → *storage elements for frequently used data*
 - Heavily used program data → *fast storage*
- Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching
- PC: Program counter → *instruction pointer*
 - Address of next instruction → *where is the next instruction*
 - Called "EIP" (IA32) or "RIP" (x86-64)

■ Memory

- Byte addressable array
- Code, user data, (some) OS data
- Includes stack used to support procedures



Memory basics

we can think of
memory for now as a
large array

- Byte (8 bits) is (usually) the *smallest addressable unit in memory*

- Every byte has a *memory address*

- Word is the nominal size of integer-valued data in a machine

- Word is also size of each *memory address*
- Word is also the size of a *CPU register*

every memory
location stores
one byte of data.




Illustration of memory: An array of bytes, each with an address

Bytes, Words, and Memory Size

■ Word size limits the memory size. Why?

size of memory-address

■ If a machine uses 8-bit words, what's the max memory size?

- $2^8 = 256$ unique memory addresses $\rightarrow$ max memory size = 256 B

we can't have more distinct values $\rightarrow$ you can only point to 256 addresses because that's all your pointers

■ On 32-bit machines (32-bit words), what's the max memory size?

- $2^{32} = 4\text{GB}$ ($1\text{G}=1024\text{M}=2^{30}$, $1\text{M}=1024\text{K}=2^{10} \cdot 2^{10}=2^{20}$, $1\text{K}=1024=2^{10}$)
- Too small for memory-intensive jobs

■ These days: most machines are 64-bit, i.e., 64-bit words

- Potential address space $\approx 2^{64}$ bytes $\approx 1.8 \times 10^{19}$ bytes
- x86-64 machines support 48-bit addresses: 256 Terabytes



Multi-Byte Variables & Byte Ordering

■ Multi-byte variables

- ex. short (2 bytes) int (4 bytes), long (8 bytes)

■ How are the bytes within a multi-byte word ordered in memory?


■ Two conventions

- Big Endian: Least significant byte has highest address
- Little Endian: Least significant byte has lowest address
 - x86, ARM processors running Android, iOS, Linux, and Windows
- X endian: Least significant byte has X-est address

significance
biggest number
in binary


4-byte variable: $x = 0x1234567$ *smallest in terms of number*
Address: $\&x = 0x100$

Big Endian



the more popular

Little Endian




each a byte




Array memory layout

- Element addresses in an array are not affected by byte ordering

```
short a[2] = {1, 2};
```




```
char S[4] = "123";
```



char's not affected cuz each variable is a byte


Big Picture



Lecture Goals

- Define Instruction Set Architecture (ISA)
- Basics of memory
- Basics of x86-64 ISA
 - **CPU Registers**

Architectural States



■ Programmer-Visible State of CPU

- Registers
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching
- PC: Program counter
 - Address of next instruction
 - Called “EIP” (IA32) or “RIP” (x86-64)

■ Memory

- Byte addressable array
- Code, user data, (some) OS data
- Includes stack used to support procedures



x86-64 Integer Registers

<code>%rax</code>	<code>%eax</code>	<code>%r8</code>	<code>%r8d</code>
<code>%rbx</code>	<code>%ebx</code>	<code>%r9</code>	<code>%r9d</code>
<code>%rcx</code>	<code>%ecx</code>	<code>%r10</code>	<code>%r10d</code>
<code>%rdx</code>	<code>%edx</code>	<code>%r11</code>	<code>%r11d</code>
<code>%rsi</code>	<code>%esi</code>	<code>%r12</code>	<code>%r12d</code>
<code>%rdi</code>	<code>%edi</code>	<code>%r13</code>	<code>%r13d</code>
<code>%rsp</code>	<code>%esp</code>	<code>%r14</code>	<code>%r14d</code>
<code>%rbp</code>	<code>%ebp</code>	<code>%r15</code>	<code>%r15d</code>

- 64-bit long (word size)
 - Can reference low-order 4 bytes (also low-order 1 & 2 bytes)
- General-purpose registers (except `%rsp`)

registers have names that we call them by
even the lower part of the registers have names

Moving Data 101

- Moving a constant value to a register


`movq $0x100, %rax`

- `movq`: instruction opcode

- the last character indicates the # of bytes to change/access
 - E.g., `movq` moves 8 bytes, `movl` moves 4 bytes, etc

- `%rax`: destination

- `$0x100`: the value to be moved

- Prefix `$` indicates it's a constant value

<code>%rax</code>	<code>%r8</code>
<code>%rcx</code>	<code>%r9</code>
<code>%rdx</code>	<code>%r10</code>
<code>%rbx</code>	<code>%r11</code>
<code>%rsi</code>	<code>%r12</code>
<code>%rdi</code>	<code>%r13</code>
<code>%rsp</code>	<code>%r14</code>
<code>%rbp</code>	<code>%r15</code>

Moving Data, in general

■ Moving Data

`movq Source, Dest`

■ Operand Types

- **Immediate:** Constant integer data (explained in last slide)
 - Ex., `movq $0x100, %rax`
- **Register:** One of 16 integer registers
 - Ex. `movq %rax, %r13`
 - Copy the value in `%rax` to `%r13`
- **Memory**
 - Ex. `movq (%rax), %r13`
 - Use the value in `%rax` as a memory address and copy the value from memory to `%r13`.

<code>%rax</code>	<code>%r8</code>
<code>%rcx</code>	<code>%r9</code>
<code>%rdx</code>	<code>%r10</code>
<code>%rbx</code>	<code>%r11</code>
<code>%rsi</code>	<code>%r12</code>
<code>%rdi</code>	<code>%r13</code>
<code>%rsp</code>	<code>%r14</code>
<code>%rbp</code>	<code>%r15</code>



Assembly 101

```
void swap
(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq    (%rdi), %rax
    movq    (%rsi), %rdx
    movq    %rdx, (%rdi)
    movq    %rax, (%rsi)
    ret
```




Understanding Swap()

```
void swap
(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

swap:


```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Register	Value
%rdi	xp
%rsi	yp
%rax	t0
%rdx	t1

Registers

%rdi	
%rsi	
%rax	
%rdx	

Memory





Understanding Swap()

Registers

%rdi	0x120
%rsi	0x100
%rax	
%rdx	

Memory

Address
0x120
123
0x118
0x110
0x108
0x100
456

Register	Value
%rdi	xp
%rsi	yp
%rax	t0
%rdx	t1

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding Swap()

Registers

%rdi	0x120
%rsi	0x100
%rax	123
%rdx	

Memory

Address	
0x120	123
0x118	
0x110	
0x108	
0x100	456



Register	Value
%rdi	xp
%rsi	yp
%rax	t0
%rdx	t1

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding Swap()

Registers

%rdi	0x120
%rsi	0x100
%rax	123
%rdx	456

Memory

Address	
0x120	123
0x118	
0x110	
0x108	
0x100	456



Register	Value
%rdi	xp
%rsi	yp
%rax	t0
%rdx	t1

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding Swap()

Registers

%rdi	0x120
%rsi	0x100
%rax	123
%rdx	456

Memory

Address	
0x120	456
0x118	
0x110	
0x108	
0x100	456

Register	Value
%rdi	xp
%rsi	yp
%rax	t0
%rdx	t1

swap:

```

movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret

```

Understanding Swap()

Registers

%rdi	0x120
%rsi	0x100
%rax	123
%rdx	456

Memory

Address	
0x120	456
0x118	
0x110	
0x108	
0x100	123



Register	Value
%rdi	xp
%rsi	yp
%rax	t0
%rdx	t1

swap:


```

movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret

```



Big Picture



Lecture Goals

- Define Instruction Set Architecture (ISA)
- Basics of memory
- Basics of x86-64 ISA
 - CPU Registers
- Next lecture: Registers and Memory