



GUJARAT TECHNOLOGICAL UNIVERSITY



Government Engineering College, Bhavnagar

Subject: Microprocessor & Interfacing(ASS)

**B.E. C.E. Semester-6th
(Computer Branch)**

Submitted By:

Name: Vankani Arjun BakulBhai

Enrollment: 180210107060

**Prof. Hardi Sanghavi
(Faculty Guide)**

**Prof. KARSHAN KANDORIYA
(Head of the Department)
Academic Year (2020-21)**

SR No.	(ASSIGNMENT work)	Page No
1	Data Transfer Instructions	03
2	Arithmetic Instructions	04
3	Logical Instructions	05
4	Branching Instructions	06
5	Stack & I/O Instructions	08
6	Assembly Language Program 1	9
7	Assembly Language Program 2	12
8	Timing Diagram	17

Data Transfer Instructions

Instruction Description	Mnemonic	Opcode => Operand - Addressing Mode ~ Example	Size	Flags
1) MOV	Move MOV	MOV => R1,R2 – Register~ MOV B,C R,M- Indirect ~ MOV H,M M,R Direct~ MOV M,L	1 Byte(8bit)	None
		The MOV instruction copies the contents of the source register or contents stored at location pointed by HL pair (M) into destination register or location pointed by the HL pair (M).		
2) MVI	Move immediate MVI	MVI => R - immediate register~ MVI H,60H M immediate memory~ MVI M,60H	2 Byte(16bit)	None
		The MVI instruction is used to store 8-bit data into destination register or memory location, which is pointed by HL pair.		
3) LXI	Load immediate 16-bit LXI	LXI => R,D Immediate ~ LXI H,2841 [H] <-28, [L] <- 45H	3 Byte(24bit)	None
		This instruction loads a 16-bit immediate data in the memory location pointed by the HL pair (M).		
4) LDA	Load Accumulator 16-bit LDA	LDA =>16-bit address - Direct Addressing Mode~ LDA 2813H	3 Byte(24bit)	None
		The LDA instruction used to copy the contents from the address to accumulator.		
5) LDAX	Load HL register LDAX	LDAX => B/D register pair - Register Indirect ~ LDAX B LDAX D	3 Byte(24bit)	None
		The contents of the mentioned register pair point to a memory location. LDAX instruction copies the contents of that particular memory location into the accumulator register.		
6) LHLD	Load HL register pair LHLD	LHLD =>16-bit address - LHLD Memory ~ LHLD 2187H	3 Byte(24bit)	None
		The LHLD instruction copies the contents of a specified memory location pointed out by a 16-bit address into register L. The contents of the next memory location are copied into register H.		
7) STA	Store Accumulator STA	STA => 16-bit address – Direct addressing Mode ~ STA 2186H	3 Byte(24bit)	None
		The STA instruction used to copy the contents of accumulator to the memory location, which is specified by operand		
8) STAX	Store Accumulator 16-bit STAX	STAX => Register pair – Indirect addressing Mode ~ STAX B STAX D	1 Byte(8bit)	None
		The contents of the accumulator register are copied into the memory specified by the register pair in the operand.		
9) SHLD	Store HL Register pair SHLD	SHLD => 16-bit address – Direct addressing Mode ~ SHLD 2186H	3 Byte(24bit)	None
		The first 8-bit contents of the register L is stored into the memory location specified by the 16-bit address. The next 8-bit contents of the register H are stored into the subsequent memory location.		
10) XCHG	Exchange HL with DE XCHG	None - Implicit Addressing Mode ~ XCHG	3 Byte(24bit)	None
		The contents of register pair H-L are exchanged with the contents of the register-pair D-E. The information stored in register H is exchanged with that of D; similarly, that in register L is exchanged with the contents of the register E		

Arithmetic Instructions

Microprocessor & Interfacing

	Instruction Description	Mnemonic	Opcode => Operand - Addressing Mode~ Example	Size	Flags
1) ADD	Addition	ADD	ADD => R – Register ~ ADD B M - Indirect ~ ADD M	1 Byte(8bit)	ALL(Z,S,P,C,AC)
	The contents of any register or memory location are added to the contents of the accumulator register. The corresponding sum is then saved in the accumulator. If the second addend is a memory, its address is specified by the H-L pair.				
2) ADC	Add with Carry	ADC	ADC => R – Register ~ ADC B M indirect ~ ADC M	1 Byte(8bit)	ALL(Z,S,P,C,AC)
	The contents of any register or memory location are added to the contents of the accumulator register. The corresponding sum is then saved in the accumulator. If the second addend is a memory, its address is specified by the H-L pair.				
3) ADI	Add immediate	ADI	ADI => 8-bit immediate - Immediate addressing mode~ ADI 12H	2 Byte(16bit)	ALL(Z,S,P,C,AC)
	The contents of the accumulator register are added with immediate 8-bit data using the ADI instruction. The sum is thus stored in the accumulator				
4) ACI	Add immediate Carry	ACI	ACI =>8-bit data - Immediate Addressing Mode ~ ACI 16H	2 Byte(16bit)	ALL(Z,S,P,C,AC)
	ACI is similar to the ADC instruction. The immediate value of length 8-bit is added to the contents of the accumulator register along with the carry value. Thus, the Carry flag plays an important role and becomes the third addend.				
5) DAD	Add register pair with HL	DAD	DAD => register pair - Register Addressing Mode ~ DAD B	1 Byte(8bit)	Only carry Flag
	The 16-bit contents of any 8085 register pair are added to the contents of the H-L register pair. The result is also stored in the H-L pair. The carry flag is also updated with the result of the addition operation				
6) SUB	Subtraction	SUB	SUB => R – Register Addressing Mode ~ SUB B M - Indirect ~ SUB M	1 Byte(8bit)	ALL(Z,S,P,C,AC)
	The contents of any register or memory location are added to the contents of the accumulator register. The corresponding sum is then saved in the accumulator. If the second addend is a memory, its address is specified by the H-L pair.				
7) SBB	Subtraction with borrow	SBB	SBB => R – Register Addressing Mode ~ SBB B M - Indirect ~ SBB M	1 Byte(8bit)	ALL(Z,S,P,C,AC)
	The contents of any register or memory location are added to the contents of the accumulator register. The corresponding sum is then saved in the accumulator. If the second addend is a memory, its address is specified by the H-L pair.				
8) SUI	Sub immediate	SUI	SUI => 8-bit immediate - Immediate addressing mode~ SUI 12H	2 Byte(16bit)	ALL(Z,S,P,C,AC)
	The contents of the accumulator register are subtracted with immediate 8-bit data using the SUI instruction. The answer is thus stored in the accumulator.				
9) SBI	Sub immediate with borrow	SBI	SBI => 8-bit immediate - Immediate addressing mode ~ SBI 56H	2 Byte(16bit)	ALL(Z,S,P,C,AC)
	The contents of the accumulator register are subtracted with immediate 8-bit data AND the borrow value (specified by the CY flag) using the SBI instruction. The answer is thus stored in the accumulator.				
10) INR	Increment instruction	INR	INR => R – Register ~ INR B M indirect ~ INR M	1 Byte(8bit)	All except carry flag
	The INR instruction is used to increment/increase the contents of a register or of the data at the location pointed by HL pair (M) by one. The result is stored in the same location itself. In the case of the operand being M, the value at the memory location given by the HL pair is incremented by one				
11) INX	Increment register pair by one	INX	INX => R – Register Addressing Mode ~ INR B	1 Byte(8bit)	None
	The INX instruction increments the contents of a register-pair by the value of one. The result is stored in the same place itself.				
12) DCR	Decrement instruction	DCR	DCR => R – Register ~ DCR B M indirect ~ DCR M	1 Byte(8bit)	All except carry flag
	The DCR command is used to decrement/decrease the contents of a register or of a memory location by the value of one. The result after this operation is stored in the same location itself.				
13) DCX	Decrement register pair by one	DCX	DCX => R – Register Addressing Mode ~ DCX B	1 Byte(16bit)	None
	The DCX instruction decrements the contents of the register-pair by the value of one. The result is stored in the same place itself.				

Logical Instructions

Opcode => Operand - Addressing Mode ~ Example

Microprocessor & Interfacing
Size Flags

Instruction	Mnemonic	OpCode => Operand - Addressing Mode ~ Example	Size	Flags
1) CMP	Compare	CMP CMP => R – Register ~ CMP B M - Indirect ~ CMP M The CMP instruction compares the contents of accumulator and the content of register H or location pointed by HL pair. If the contents of the accumulator are < R/M → C=1, == R/M → Z=1, > R/M → C=0 and Z=0.	1 Byte(8bit)	Carry, Zero Flag
2) CPI	Compare immediate	CPI CPI => 8-bit immediate – Immediate addressing mode ~ CPI 2184H CPI instruction immediate compares the content of accumulator and 8-bit immediate data. If the contents of the accumulator are < R/M → C=1, == R/M → Z=1, > R/M → C=0 and Z=0.	1 Byte(8bit)	Carry, Zero Flag
3) ANA	Logical AND	ANA ANA => R – Register ~ ANA B M - Indirect ~ ANA M The contents of a register or any memory location are logically AND with the contents stored in the accumulator register. The resulting answer is saved in the accumulator. If the operand happens to be a memory location, then its address is mentioned by the contents of the H-L pair.	1 Byte(8bit)	ALL(Z,S,P,C,AC)
4) ANI	Logical AND immediate	ANI ANI => 8-bit data - Immediate Addressing Mode ~ ANI 16H The ANI instruction works exactly like the ANA instruction but performs logical AND of 8-bit immediate value with the contents of the accumulator register.	2 Byte(16bit)	ALL(Z,S,P,C,AC)
5) XOR	Logical XOR	XRA XRA => R – Register ~ XRA B M - Indirect ~ XRA M The contents of a register or any memory location are logically XOR with the contents stored in the accumulator register. The resulting answer is saved in the accumulator. If the operand happens to be a memory location, then its address is mentioned by the contents of the H-L pair.	1 Byte(8bit)	ALL(Z,S,P,C,AC)
6) XRI	Logical XOR immediate	XRI XRI => 8-bit immediate - Immediate addressing mode ~ XRI 16H The XRI instruction works exactly like the XRA instruction but performs logical XOR of 8-bit immediate value with the contents of the accumulator register.	1 Byte(8bit)	ALL(Z,S,P,C,AC)
7) ORA	Logical OR	ORA ORA => R – Register Addressing Mode ~ ORA B M - Indirect ~ ORA M The contents of a register or any memory location are logically OR with the contents stored in the accumulator register. The resulting answer is saved in the accumulator. If the operand happens to be a memory location, then its address is mentioned by the contents of the H-L pair.	1 Byte(8bit)	ALL(Z,S,P,C,AC)
8) ORI	Logical OR immediate	ORI ORI => 8-bit immediate - Immediate addressing mode ~ ORI 12H The ORI instruction works exactly like the ORA instruction but performs logical OR of 8-bit immediate value with the contents of the accumulator register	2 Byte(16bit)	ALL(Z,S,P,C,AC)
9) RLC	Rotate Accumulator Left	RLC RLC => Implicit Addressing Mode ~ RLC The RLC instruction causes each binary bit in the accumulator register to be rotated by one position to its left. The MSB value is shifted to the LSB as well as the Carry Flag in the PSW. The other PSW bits, such as S, Z, P, or AC, are not affected by this operation.	1 Byte(8bit)	Carry Flag
10) RAL	Rotate Accumulator Left with carry	RAL RAL => Implicit Addressing Mode ~ RAL The RRC instruction causes each binary bit in the accumulator register to be rotated by one position to its right. The LSB value is shifted to the MSB as well as the Carry Flag in the PSW. The other PSW bits, such as S, Z, P, or AC, are not affected by this operation.	1 Byte(8bit)	All except carry flag
11) RRC	Rotate Accumulator Right	RRRC RRC => Implicit Addressing Mode ~ RRC The RAL instruction causes each binary bit in the accumulator register to be rotated by one position to its left through the carry flag as well. The MSB value is shifted to the Carry Flag, and the Carry Flag in the PSW is shifted to the LSB. The other PSW bits, such as S, Z, P, or AC, are not affected by this operation.	1 Byte(8bit)	Carry Flag
12) RAR	Rotate Accumulator Right with Carry	RAR RAR => Implicit Addressing Mode ~ RAR The RAR instruction causes each binary bit in the accumulator register to be rotated by one position to its right through the carry flag as well. The LSB value is shifted to the Carry Flag, and the Carry Flag in the PSW is shifted to the MSB.	1 Byte(8bit)	Carry Flag
13) CMA	Complement Accumulator	CMA CMA => Implicit Addressing Mode ~ CMA The CMA instruction is used to compliment accumulator.	1 Byte(16bit)	None
14) CMC	Complement Accumulator with Carry	CMC CMC => Implicit Addressing Mode ~ CMC The CMC instruction complements the Carry Flag bit.	1 Byte(8bit)	Carry Flag
15) STC	Set Carry Flag	STC STC => Implicit Addressing Mode ~ STC The STC instruction sets the Carry Flag bit to 1	1 Byte(16bit)	None

	Instruction Description	Mnemonic	Opcode => Operand - Addressing Mode~ Example	Size	Flags
1) JMP	Unconditional JMP	JMP	JMP => 16-bit address – Immediate Addressing Mode~ JMP 2185H Jumps to the address.	3 Byte(24bit)	None
2) JC	Jump on carry JC	JC	JC => 16-bit address – Immediate Addressing Mode~ JC 1425H Jumps to the address if carry flag is 1	3 Byte(24bit)	None
3) JNC	Jump on no carry JNC	JNC	JNC => 16-bit address – Immediate Addressing Mode~ JNC 7120H Jumps to the address if carry flag is 0	3 Byte(24bit)	None
4) JZ	Jump on zero JZ	JZ	JZ => 16-bit address – Immediate Addressing Mode~ JZ 2000H Jumps to the address if zero flag is 1	3 Byte(24bit)	None
5) JNZ	Jump on no zero JNZ	JNZ	JNZ => 16-bit address – Immediate Addressing Mode~ JNZ 2471H Jumps to the address if zero flag is 0	3 Byte(24bit)	None
6) JP	Jump on plus JP	JP	JP => 16-bit address – Immediate Addressing Mode~ JP 3415H Jumps to the address if sign flag is 0	3 Byte(24bit)	None
7) JM	Jump on minus JM	JM	JM => 16-bit address – Immediate Addressing Mode~ JM 1792H Jumps to the address if sign flag is 1	3 Byte(24bit)	None
8) JPE	Jump on even parity JPE	JPE	JPE=> 16-bit address – Immediate Addressing Mode~ JPE 4701H Jumps to the address if parity flag is 1	3 Byte(24bit)	None
9) JPO	Jump on odd parity JPO	JPO	JPO => 16-bit address – Immediate Addressing Mode~ JPO 7013H Jumps to the address if parity flag is 0	3 Byte(24bit)	None
10) CALL	Unconditional call CALL	CALL	CALL => 16-bit address – Immediate Register Addressing Mode ~CALL 5410H Unconditionally call	3 Byte(24bit)	None
11) CC	Call on carry CC	CC	CC => 16-bit address – Immediate Register Addressing Mode ~CC 4008H Call if carry flag is 1	3 Byte(24bit)	None
12) CNC	Call on no carry CNC	CNC	CNC => 16-bit address – Immediate Register Addressing Mode ~CNC 8142H Call if carry flag is 0	3 Byte(24bit)	None
13) CZ	Call on zero CZ	CZ	CZ => 16-bit address – immediate Register Addressing Mode ~ CZ 1142H Call if zero flag is 1	3 Byte(24bit)	None
14) CNZ	Call on no zero CNZ	CNZ	CNZ => 16-bit address – immediate Register Addressing Mode ~CNZ 4102H Call if zero flag is 0	3 Byte(24bit)	None
15) CP	Call on plus CP	CP	CP=> 16-bit address – immediate Register Addressing Mode~ CP 2H Call if sign flag is 0	3 Byte(24bit)	None

	Instruction Description	Mnemonic	Opcode => Operand - Addressing Mode~ Example	Size	Flags
16) CM	Call on minus Call if sign flag is 1	CM	CM => 16-bit address – Immediate Register Addressing Mode ~ CM 1185H	3 Byte(24bit)	None
17) CPE	Call on even parity Call if parity flag is 1	CPE	CPE => 16-bit address – Immediate Register Addressing Mode~ CPE 4125H	3 Byte(24bit)	None
18) CPO	Call on odd parity Call if parity flag is 0	CPO	CPO => 16-bit address – Immediate Register Addressing Mode ~ CPO 2019H	3 Byte(24bit)	None
19) RET	Unconditional return Return from the subroutine unconditionally.	RET	RET => Indirect Addressing Mode~ RET	1 Byte(8bit)	None
20) RC	Return on carry Return from the subroutine if carry flag is 1	RC	RC => Indirect Addressing Mode~ RC	1 Byte(8bit)	None
21) RNC	Return on no carry Return from the subroutine if carry flag is 0	RNC	RNC => Indirect Addressing Mode~ RNC	1 Byte(8bit)	None
22) RZ	Return on zero Return from the subroutine if zero flag is 1	RZ	RZ => Indirect Addressing Mode ~ RZ	1 Byte(8bit)	None
23) RNZ	Return on no zero Return from the subroutine if zero flag is 0	RNZ	RNZ=> Indirect Addressing Mode ~ RNZ	1 Byte(8bit)	None
24) RP	Return on plus Return from the subroutine if sign flag is 0	RP	RP=> Indirect Addressing Mode ~ RP	1 Byte(8bit)	None
25) RM	Return on minus Return from the subroutine if sign flag is 1	RM	RM=> Indirect Addressing Mode ~ RM	1 Byte(8bit)	None
26) RPE	Return on even parity Return from the subroutine if parity flag is 1	RPE	RPE=> Indirect Addressing Mode ~ RPE	1 Byte(8bit)	None
27) RPO	Return on odd parity Return from the subroutine if parity flag is 0	RPO	RPO=> Indirect Addressing Mode ~ RPO	1 Byte(8bit)	None

Input-Output Instructions


Instruction Description	Mnemonic	Opcode => Operand - Addressing Mode~ Example	Size	Flags
1) PUSH	PUSH instruction	PUSH PUSH => R Register~ Indirect Addressing Mode – PUSH H PUSH D 1 Byte(8bit) None The PUSH command pushes the contents of the register onto the stack in 8085, which saves it as a temporary copy.		
2) PUSH PSW	PUSH PSW instruction	PUSH PSW PUSH => PSW - Indirect Addressing Mode ~ PUSH PSW 1 Byte(8bit) None The PUSH PSW command pushes the contents of the PSW (Program status word or flag register) onto the stack in 8085, which saves it as a temporary copy.		
3) POP	POP instruction 16-bit	POP POP => R Register~ Indirect Addressing Mode – POP H POP B 1 Byte(8bit) None The POP command pops the contents stored onto the stack (where it might have been saved as a temporary copy) to a register.		
4) POP PSW	POP PSW instruction	POP PSW POP => PSW - Indirect Addressing Mode ~ POP PSW 1 Byte(8bit) None The data at the memory location pointed by the stack pointer are copied to the flag register. The stack pointer is incremented by one, and the contents of that location are copied to the accumulator. The stack pointer is again incremented by one.		
5) XTHL	Exchange Stack & HL register pair	XTHL XTHL - Indirect Addressing Mode ~ XTHL 1 Byte(8bit) None Contents of L register are exchanged with top of the stack. The stack pointer is incremented, and the contents of the next location of the stack are exchanged with H register.		
6) SPHL	Move content HL to SP register	SPHL SPHL - Register Addressing Mode ~ SPHL 1 Byte(8bit) None Contents of L register are exchanged with top of the stack. The stack pointer is incremented, and the contents of the next location of the stack are exchanged with H register.		
7) IN	Input contents at port shifted to the accumulator	IN IN => 8-bit port address– Direct addressing Mode ~ IN 12 2 Byte(16bit) None The current 8-bit contents available at the PORT# mentioned will be shifted to the Accumulator register.		
8) OUT	Contents of the accumulator shifted to port	OUT OUT => 8-bit port address– Direct addressing Mode ~ OUT 27 2 Byte(16bit) None The 8-bit value stored in the accumulator register gets copied on to the PORT#.		

8085 Assembly Language Programs

(Assignment -06)

 Design an 8085 Assembly Language Program for the following definitions:

- A) Write an 8085 Assembly language program to interchange 16-bit data stored in memory locations 2050, 2051, 2052, and 2053 without XCHG instruction.



```

Registers
A/P/SW 0x00 02
BC 0x00 00
DE 0x AB AA
HL 0x AB AA
SP 0xFF FF
PC 0x08 15

Flags
Z 
S 
P 
C 
AC 


Memory View
Load at 0x0800
0x 2050
main.asm
1 ;<Program title>
2 jmp start
3 ;data
4 ;code
5 ;start: nop
6
7 LHLD 2050H
8 MOV D,H
9 MOV H,D
10 LHLD 2052H
11 SHLD 2050H
12 MOV H,D
13 MOV D,H
14 LHLD 2052H
15 SHLD 2051H
16 HLT
17

Start Address at 0x1100

```

- B) The memory location 2070H holds the data byte F2H. Write instructions to transfer the data byte to the accumulator using three different Opcode: MOV, LDAX, and LDA.

i. MOV:



```

Registers
A/P/SW 0xAA 02
BC 0x00 00
DE 0x00 00
HL 0x 20 70
SP 0xFF FF
PC 0x08 09

Flags
Z 
S 
P 
C 
AC 

Memory View
Load at 0x0800
0x 2070
main.asm
1 ;<Program title>
2 jmp start
3 ;data
4 ;code
5 ;start: nop
6
7 LXI H,2070H
8 MOV A,H
9
10 HLT
11

Start Address at 0x1100

```

ii. LDAX:

Registers

A/PSW	0x AA 02
BC	0x 20 70
DE	0x 00 00
HL	0x 00 00
SP	0x FF FF
PC	0x 08 09

Flags

Z	<input checked="" type="checkbox"/>
S	<input type="checkbox"/>
P	<input type="checkbox"/>
C	<input type="checkbox"/>
AC	<input checked="" type="checkbox"/>

Memory View

```
main.asm
1 ;<Program title>
2 jmp start
3 ;data
4 ;code
5 start: nop
6
7 LDI B,2070H
8 LOAX B
9 HLT
11
```

Start Address at: 0x [1100]

iii. LDA:

Registers

A/PSW	0x AA 02
BC	0x 00 00
DE	0x 00 00
HL	0x 00 00
SP	0x FF FF
PC	0x 08 08

Flags

Z	<input checked="" type="checkbox"/>
S	<input type="checkbox"/>
P	<input type="checkbox"/>
C	<input type="checkbox"/>
AC	<input checked="" type="checkbox"/>

Memory View

```
main.asm
1 ;<Program title>
2 jmp start
3 ;data
4 ;code
5 start: nop
6
7 LDI B,2070H
8 LDA 2070H
9 HLT
10
```

Start Address at: 0x [1100]

**C) Write assembly language program to do multiplication of two numbers.
Specify the memory location of each and every instruction and also draw flowchart.**

Registers

A/PSW	0x 00 56
BC	0x 00 00
DE	0x 00 02
HL	0x 00 08
SP	0x FF FF
PC	0x 08 16

Flags

Z	<input checked="" type="checkbox"/>
S	<input type="checkbox"/>
P	<input checked="" type="checkbox"/>
C	<input type="checkbox"/>
AC	<input checked="" type="checkbox"/>

Memory View

```
main.asm
1 ;<Program title>
2 ;<data>
3 ;<code>
4 start: nop
5
6 LDA 2200H
7 MOV E,A
8 LDA 2201H
9 SHLD 2210H
10
11 DAD D
12 DCR A
13 JNZ MUL
14 SHLD 2210H
15
16
17
18 HLT
19
```

Start Address at: 0x [2200]

D) An array of twenty data bytes is stored on memory locations 2000H onwards. Write an 8085-assembly language program to count the number of zeros, odd numbers and even numbers and store them on memory locations 3000H, 3001H and 3002H, respectively.

[180210107060 | ARJUN]


8085 Assembly Language Programs

(Assignment -07)

 Design an 8085 Assembly Language Program for the following definitions:

- A) An array of ten numbers is stored from memory location 2000H onwards. Write an 8085-assembly language program to separate out and store the EVEN and ODD numbers on new arrays from 2100H and 2200H, respectively.

Output:




The screenshot shows the Registers and Memory View windows of a debugger. The Registers window shows initial values: A/P SW = 0x09 56, BC = 0x00 00, DE = 0x22 05, HL = 0x20 0A, SP = 0xFF FF, PC = 0x08 37. The Flags window shows Z=1, S=0, P=1, C=0, AC=1. The Memory View window shows memory starting at address 2000H with the following hex values: 2000: 02 04, 2001: 00 03, 2002: 05 08, 2003: 06 07, 2004: 01 09, 2005: 00 00, 2006: 00 00, 2007: 00 00, 2008: 00 00, 2009: 00 00, 200A: 00 00, 200B: 00 00, 200C: 00 00, 200D: 00 00, 200E: 00 00, 200F: 00 00. The assembly code in the main.asm window is:

```

1 ;<Program title>
2
3 jmp start
4
5 ;data
6
7 ;code
8 start: nop
9
10 LXI H, 2000H
11 LXI D, 2100H
12 MVI C, 0AH
13 Part1:MOV A,M
14 ANI 01H
15 JZ Even
16 Even:MOV A,M
17 Even:MOV A,M
18 STAX D
19 INX D
20 Prog:INR L
21 DCR C

```



The screenshot shows the Registers and Memory View windows of a debugger. The Registers window shows updated values: BC = 0x00 00, DE = 0x22 05, HL = 0x20 0A, SP = 0xFF FF, PC = 0x08 37. The Flags window shows Z=1, S=0, P=1, C=0, AC=1. The Memory View window shows memory starting at address 2100H with the following hex values: 2100: 02 04, 2101: 00 03, 2102: 05 06, 2103: 00 00, 2104: 00 00, 2105: 00 00, 2106: 00 00, 2107: 00 00, 2108: 00 00, 2109: 00 00, 210A: 00 00, 210B: 00 00, 210C: 00 00, 210D: 00 00, 210E: 00 00, 210F: 00 00. The assembly code in the main.asm window is:

```


18 STAX D
19 INX D
20 Prog:INR L
21 DCR C
22 JNZ Part1
23
24 LXI H, 2000H
25 LXI D, 2200H
26 MVI C, 0AH
27 Part2:MOV A,M
28 ANI 01H
29 JNZ Odd
30 JZ Part3
31 Odd:MOV A,M
32 STAX D
33 INX D
34 Part3:INR L
35 DCR C
36 JNZ Part2
37
38 hlt

```

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
220	03	05	07	01	09	00	00	00	00	00	00	00	00	00	00	00	
221	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
222	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
223	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
224	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
225	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
226	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
227	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
228	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
229	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
22A	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
22B	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
22C	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
22D	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
22E	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
22F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	

- B) Write an 8085-assembler language program to count the number of bytes that are greater than 2010 and lesser than 4010 from an array of ten bytes stored on memory locations 2000H onwards. Store such numbers on memory locations 3000H onwards.**

Output:



The screenshot shows the Microcontroller Development Environment interface. On the left, the 'Registers' window displays the state of various registers: A/PSW (0x00 56), BC (0x00 00), DE (0x30 06), HL (0x20 09), SP (0xFF FF), and PC (0x08 6D). The 'Flags' window shows the Z, S, P, C, and AC flags. In the center, the assembly code for 'main.asm' is shown:

```

main.asm
59 INX D
60 INX H
61 MOV A, M
62 STAX D
63 INX D
64 JMP NEXT
65
66 DNEXT: INX H
67 DCR C
68 INX H
69 DCR C
70 JNZ GREAT
71
72 NEXT: MOV A, C
73 CPI 00H
74 JZ END
75 INX H
76 ;DCR C
77 JNZ GREAT
78
79 END: HALT

```

The 'Memory View' window on the right shows memory starting at address 0x0800 up to 0x3000. The data bytes are displayed in hex pairs (e.g., 30 00, 32 01, etc.) across columns labeled 0 through F.

- C) The following block of data is stored in the memory locations from 2050H to 2055H. Write an 8085 Assembly language program to Transfer the data to the locations 2080H to 2085H in the reverse order. DATA(H) 25, A5, 4F, E3, AF, F1

Output:

The screenshot shows the Microcontroller Development Environment interface. On the left, the 'Registers' window displays the state of various registers: A/PSW (0x25 56), BC (0x00 00), DE (0x20 86), HL (0x20 4F), SP (0xFF FF), and PC (0x08 15). The 'Flags' window shows the Z, S, P, C, and AC flags. In the center, the assembly code for 'main.asm' is shown:

```

main.asm
1 ;<Program title>
2
3 jmp start
4
5 ;data
6
7 ;code
8 start: nop
9
10 LXI H, 2055H
11 LXI D, 2080H
12 MVI C, 06H
13 Main:MOV A,M
14 STAX D
15 INX D
16 DCR H
17 DCR C
18 JNZ Main
19
20 hlt

```

The 'Memory View' window on the right shows memory starting at address 0x0800 up to 0x20F. The data bytes are displayed in hex pairs (e.g., 20 00, 21 00, etc.) across columns labeled 0 through F. The bytes at addresses 2050H to 2055H (25, A5, 4F, E3, AF, F1) are highlighted in green. A scroll bar at the bottom indicates the current view starts at address 0x1100.

**D) An array of ten data bytes is stored on memory locations 2100H onwards.
Write an 8085-assembley language program to find the largest number and store it on memory location 2200H.**

Output:

The screenshot shows a debugger interface with two main panes. The left pane is the Registers window, showing the following values:

Register	Value
A/PSW	0x FE 57
BC	0x FE 00
DE	0x 00 00
HL	0x 21 0A
SP	0x FF FF
PC	0x 08 1E

The right pane is the Memory View window, showing memory starting at address 2100H. The memory dump is as follows:

Address	Content
2100	34 12 FE 45 65 26 78 43 88 09
2101	00 00 00 00 00 00 00 00 00 00
2102	00 00 00 00 00 00 00 00 00 00
2103	00 00 00 00 00 00 00 00 00 00
2104	00 00 00 00 00 00 00 00 00 00
2105	00 00 00 00 00 00 00 00 00 00
2106	00 00 00 00 00 00 00 00 00 00
2107	00 00 00 00 00 00 00 00 00 00
2108	00 00 00 00 00 00 00 00 00 00
2109	00 00 00 00 00 00 00 00 00 00
210A	00 00 00 00 00 00 00 00 00 00
210B	00 00 00 00 00 00 00 00 00 00
210C	00 00 00 00 00 00 00 00 00 00
210D	00 00 00 00 00 00 00 00 00 00
210E	00 00 00 00 00 00 00 00 00 00
210F	00 00 00 00 00 00 00 00 00 00

The screenshot shows a debugger interface with two main panes. The left pane is the Registers window, showing the following values:

Register	Value
A/PSW	0x FE 57
BC	0x FE 00
DE	0x 00 00
HL	0x 21 0A
SP	0x FF FF
PC	0x 08 1E

The right pane is the Memory View window, showing memory starting at address 2200H. The memory dump is as follows:

Address	Content
2200	FE 00 00 00 00 00 00 00 00 00
2201	00 00 00 00 00 00 00 00 00 00
2202	00 00 00 00 00 00 00 00 00 00
2203	00 00 00 00 00 00 00 00 00 00
2204	00 00 00 00 00 00 00 00 00 00
2205	00 00 00 00 00 00 00 00 00 00
2206	00 00 00 00 00 00 00 00 00 00
2207	00 00 00 00 00 00 00 00 00 00
2208	00 00 00 00 00 00 00 00 00 00
2209	00 00 00 00 00 00 00 00 00 00
220A	00 00 00 00 00 00 00 00 00 00
220B	00 00 00 00 00 00 00 00 00 00
220C	00 00 00 00 00 00 00 00 00 00
220D	00 00 00 00 00 00 00 00 00 00
220E	00 00 00 00 00 00 00 00 00 00
220F	00 00 00 00 00 00 00 00 00 00

→ ARJUN Vankani

(Assignment - 8)


Timing Diagram

Q1 Draw the timing diagram for the following given instruction.

i) MVI A, 32H

→ Number of required machine cycles and T-states:

- Opcode fetch : 4 T-states
- memory Read : 3 T-states



- clock frequency of 8085 $f = 3 \text{ MHz}$
- $t_{clock} = \frac{1}{f} = 0.333 \text{ ns}$
- Total execution time \Rightarrow

Machine cycle	Time of state	clock period
opcode fetch	4T	$4 \times 0.33 = 1.33$
memory Read	3T	$3 \times 0.33 = 0.99$
Memory Read	3T	$3 \times 0.33 = 0.99$
Total execution time		2.33 ns

$\frac{1}{2}$

OUT 50H \Rightarrow Number of required Machine Cycles and T-states.

- OPCODE fetch : 4 T-states
- Memory Read : 3 - 5 states
- I/O Write : 3 - states

Opcode fetch memory read I/O write

T ₁	T ₂	T ₃	T ₄	T ₁	T ₂	T ₃	T ₁	T ₂	T ₃
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

CLK	High	Low	High	High	Low	High	High	Low	High
-----	------	-----	------	------	-----	------	------	-----	------

A ₈ A ₆	X	P _{CH} = 00	X unspecified	P _{CH} = 00	X unspecified	X unspecified	P _{CH} = 00	X unspecified	PORT address = 50
A ₉ A ₇	X	P _C = 00	PC = P _{CH}	Decade	opcode	opcode	P _C = 01	PC = 00	PORT
A ₁₀ A ₁₁	X	D ₃	D ₃	D ₃	D ₃	D ₃	50	50	D ₆

AL	ALE ₂₁	ALE = 0	ALE ₂₁	ALE = 0	ALE ₂₁	ALE = 0
I/O/RW	X	I/O/M = 0	X	I/O/M = 0	X	I/O/M = 0

RD	X	RD = 0	X	RD = 0	X	RD = 1
WR	X	X	X	WR = 1	X	X

S0	S1	S0 = 1	S1 = 1	S0 = 1	S1 = 1	S0 = 1
S1	S0	S0 = 0	S1 = 0	S0 = 0	S1 = 0	S0 = 0

Clock frequency $f = 3 \text{ MHz}$ $\gamma = 0.33$

$= \text{OPCODE} + \text{Memory read} + \text{I/O write}$

Total execution = $47 + 37 + 37 \Rightarrow 4 * 0.33 + 3 * 0.33 + 3 * 0.33$
 $\Rightarrow 3.33 \mu\text{s}$


(3)

LXI B, 2100H \Rightarrow Number of required machine cycles and t-states

• Opcode fetch: 4 t-states

Memory Read: 3 t-states
Memory Read: 3 t-states

Opcode fetch, Memory Read, Memory Read



\Rightarrow Total execution time

\Rightarrow Opcode fetch + memory read + memory read

$$\Rightarrow 4 \times 0.33 + 3 \times 0.33 + 3 \times 0.33$$

$$\Rightarrow 4 \times 0.33 + 3 \times 0.33 + 3 \times 0.33 \rightarrow 3.33 \text{ t-states}$$

MOV M,B \rightarrow Number of required Machine Cycles and T-states

- Opcode fetch : 4 T-states
- memory write : 3 T-states.

