

[1] Index

Rev	Date	Designer	Description
A	25.01.26	Ganghyeok Lim	Create design project


Index

#1 Index	#8 ??
#2 Overview	#9 ??
#3 ??	
#4 ??	
#5 ??	
#6 ??	
#7 ??	


Title Sitara_Project_Rev_A.PrjPcb		Rev A
Doc Index.SchDoc		 
Sheet # 1 of 11	Engineer Ganghyeok Lim	
Date 2025-01-26		
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		

	1	2	3	4																					
A	Sitara Project B'd (Rev.A) [2] Overview																								
B																									
C																									
D	<table><tr><td>Title</td><td colspan="2">Sitara_Project_Rev_A.PrjPcb</td><td>Rev</td><td>A</td></tr><tr><td>Doc</td><td colspan="2">Overview.SchDoc</td><td colspan="2" rowspan="3"></td></tr><tr><td>Sheet # 2 of 11</td><td>Engineer</td><td>Ganghyeok Lim</td></tr><tr><td>Date</td><td colspan="2">2025-01-26</td></tr><tr><td colspan="5">This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.</td></tr></table>				Title	Sitara_Project_Rev_A.PrjPcb		Rev	A	Doc	Overview.SchDoc				Sheet # 2 of 11	Engineer	Ganghyeok Lim	Date	2025-01-26		This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.				
Title	Sitara_Project_Rev_A.PrjPcb		Rev	A																					
Doc	Overview.SchDoc																								
Sheet # 2 of 11	Engineer	Ganghyeok Lim																							
Date	2025-01-26																								
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.																									
	1	2	3	4																					


[3] Power




Power Connector (5V)




PMIC Power-On Button PMIC Reset Button




LDO (3.3V / 500mA)




INT LDO / BYPASS Pin



I2C Pull-up Resistor



nWAKE-UP / nINT Pull-up




PMIC Power LED




Decoupling Capacitors


Decap for IN5VS




Decap for DP5VS




Decap for USB_5VS



Decap for DCDC 1/2/3









Decap for LDO 1~4



Title	Sitara_Project_Rev_A.PrjPcb		Rev	*
Doc	Power.SchDoc		Sheet # 3 of 11	Engineer *
Date	*		This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.	

Place Decaps Closely to Each Pin of PMIC



CAP_VDD_RTC C400 1uF/50V/1608 ||| DGND
 CAP_VBB_MPU C401 1uF/50V/1608 ||| DGND
 CAP_VDD_SRAM_MPU C412 1uF/50V/1608 ||| DGND
 CAP_VDD_SRAM_CORE C413 1uF/50V/1608 ||| DGND

DP1.1V_MPU

DP1.1V MPU

C414 100nF/25V/1608

C415 100nF/25V/0603

C416 100nF/25V/0603

C417 100nF/25V/0603

C418 100nF/25V/0603

C419 100nF/25V/0603

DGND

DP1.8V_VDDS

DP1.8V VDDS

C420 100nF/25V/1608

C421 100nF/25V/0603

C422 100nF/25V/0603

C423 100nF/25V/0603

C424 100nF/25V/0603

C425 100nF/25V/0603

C426 100nF/25V/0603

DGND

VDDSHV1~6

DP3.3VS_A

C427 100nF/25V/1608

C428 100nF/25V/0603

C429 100nF/25V/0603

C430 100nF/25V/0603

C431 100nF/25V/0603

C432 100nF/25V/0603

C433 100nF/25V/0603

C434 100nF/25V/0603

C435 100nF/25V/0603

C436 100nF/25V/0603

C437 100nF/25V/0603

C438 100nF/25V/0603

C439 100nF/25V/0603

C440 100nF/25V/0603

C441 100nF/25V/0603

C442 100nF/25V/0603

C443 100nF/25V/0603

C444 100nF/25V/0603

C445 100nF/25V/0603

C446 100nF/25V/0603

C447 100nF/25V/0603

DGND

DP1.1V_CORE

DP1.1V CORE

C448 100nF/25V/1608

C449 100nF/25V/0603

C450 100nF/25V/0603

C451 100nF/25V/0603

C452 100nF/25V/0603

C453 100nF/25V/0603

C454 100nF/25V/0603

C455 100nF/25V/0603

C456 100nF/25V/0603

C457 100nF/25V/0603

C458 100nF/25V/0603

C459 100nF/25V/0603

C460 100nF/25V/0603

C461 100nF/25V/0603

C462 100nF/25V/0603

C463 100nF/25V/0603

DGND

DP1.5V_DDR

DP1.5V DDR

C464 100nF/25V/1608

C465 100nF/25V/0603

C466 100nF/25V/0603

C467 100nF/25V/0603

C468 100nF/25V/0603

C469 100nF/25V/0603

C470 100nF/25V/0603

C471 100nF/25V/0603

C472 100nF/25V/0603

DGND

DP3.3VS_A

DP3.3VS A => VDDA3P3V_USB0/1 (100nF)

DP1.8VS => VDDA1P8V_USB0/1, VDDS_SRAM_CORE_BG, VDDS_SRAM_MPU_BB (100nF)


VDD_PLL => VDDS_OSC(1uF), VDDS_PLL_MPU, VDDS_PLL_DDR (100nF)

Title		Rev
Sitara_Project_Rev_A.PrjPcb		
Doc Sitara_Power.SchDoc		
Sheet # 4 of 11	Engineer *	
Date *		

This document is copyright of Analog Devices and shall not be re-used, reproduced, copied, in whole or in part.

Title Sitara_Project_Rev_A.PrjPcb		Rev *
Doc Sitara_Power.SchDoc		
Sheet # 4 of 11	Engineer *	
Date *		
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		


[5] Sitara AUX Part




USB Power



Boot Config




USB 2.0 Mini-B Connector




Internal RTC LDO Enable




External Oscillator (24MHz / 32.768kHz)



User LEDs




Analog Reference




Title		Sitara_Project_Rev_A.PrjPcb		Rev	*
Doc		Sitara_AUX.SchDoc			
Sheet # 5 of 11		Engineer *			
Date		*			
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.					

[6] Sitara DDR Interface

Sitara DDR Memory Controller Interface (EMIF)



DDR3L Memory






Title		Rev
Sitara_Project_Rev_A.PrjPcb		*
Doc		Sitara_DDR.SchDoc
Sheet # 6 of 11	Engineer *	
Date *		
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		


[7] Sitara I/O Bank 1/2/3

EEPROM (16Kbit)

MICRO SD Card (MMC0)




eMMC 32GB (MMC1)




J1	NC61	RFU4	K7
H4	NC60	RFU3	K6
H3	NC59	RFU2	K5
H2	NC58	RFU1	K4
H1	NC57	VS77	B10
G4	NC56	VS76	B9
G3	NC55	VS75	B8
G2	NC54	VS74	B7
G1	NC53	VS73	B6
F4	NC52	VS72	B5
F3	NC51	VS71	B4
F2	NC50	NC109	B3
F1	NC49	NC108	B2
E4	NC48	NC107	B1
E3	NC47	NC106	A10
E2	NC46	NC105	A9
E1	NC45	NC104	A8
D4	NC44	NC103	A7
D3	NC43	NC102	A6
D2	NC42	NC101	A5
D1	NC41	NC100	A4
C4	NC40	NC99	A3
C3	NC39	NC98	A2
C2	NC38	NC97	A1
C1	NC37	NC96	B10
B4	NC36	NC95	B9
B3	NC35	NC94	B8
B2	NC34	NC93	B7
B1	NC33	NC92	B6
A4	NC32	NC91	B5
A3	NC31	NC90	B4
A2	NC30	NC89	B3
A1	NC29	NC88	B2
B10	NC28	NC87	B1
B9	NC27	NC86	A10
B8	NC26	NC85	A9
B7	NC25	NC84	A8
B6	NC24	NC83	A7
B5	NC23	NC82	A6
B4	NC22	NC81	A5
B3	NC21	NC80	A4
B2	NC20	NC79	A3
B1	NC19	NC78	A2
A10	NC18	NC77	A1
A9	NC17	NC76	B10
A8	NC16	NC75	B9
A7	NC15	NC74	B8
A6	NC14	NC73	B7
A5	NC13	NC72	B6
A4	NC12	NC71	B5
A3	NC11	NC70	B4
A2	NC10	NC69	B3
A1	NC9	NC68	B2
B10	NC8	NC67	B1
B9	NC7	NC66	A10
B8	NC6	NC65	A9
B7	NC5	NC64	A8
B6	NC4	NC63	A7
B5	NC3	NC62	A6

Title Sitara_Project_Rev_A.PrjPcb		Rev *
Doc Sitara_IO_Bank_123.SchDoc		Engineer *
Sheet # 7 of 11		
Date *		
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		


[8] Sitara I/O Bank 4/5




Ethernet PHY (10/100Mbps)



RJ45 Connector




Ethernet PHY Reset




Title		Rev
Sitara_Project_Rev_A.PrjPcb		*
Doc		Sitara_IO_Bank_45.SchDoc
Sheet # 8 of 11	Engineer *	
Date *		
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		

[9] Sitara I/O Bank 6




UART0 External Connector




System Reset


Power-On Reset




Reset Switch




JTAG Connector



USB Connector (Type-C)




USB - UART Bridge




Title		Rev
Sitara_Project_Rev_A.PrjPcb		*
Doc		Sitara_IO_Bank_6.SchDoc
Sheet # 9 of 11	Engineer *	
Date *		
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		



[10] Connectors



UART Connector



Mount Holes



Title		Sitara_Project_Rev_A.PrjPcb		Rev	*
Doc		Sitara_Connectors.SchDoc			
Sheet # 10 of 11		Engineer *			
Date *					
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.					

[?] Schematic Design Check-List

Schematic Design Check-List

No.	Category	Item	Description	Confirm

