


[1] Index

Rev	Date	Designer	Description
A	25.07.09	Ganghyeok Lim	Create design project

Index


#1 Index	#8 ??
#2 Overview	#9 ??
#3 ??	
#4 ??	
#5 ??	
#6 ??	
#7 ??	

Title TPS65217_Test_Bd.PrjPcb		Rev A
Doc Index.SchDoc		 ArkX ©2025
Sheet # 1 of 5	Engineer Ganghyeok Lim	
Date 2025-01-26		
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		


	1	2	3	4																															
A	<div>TPS65217 Test B'd (Rev.A)</div> <div>[2] Overview</div>																																		
B																																			
C																																			
D	<table><tr><td colspan="3">Title</td><td colspan="2">TPS65217_Test_Bd.PrjPcb</td><td colspan="1">Rev</td><td colspan="1">*</td></tr><tr><td colspan="3">Doc</td><td colspan="2">Overview.SchDoc</td><td colspan="2" rowspan="3"></td></tr><tr><td colspan="3">Sheet # 2 of 5</td><td colspan="2">Engineer *</td></tr><tr><td colspan="3">Date *</td><td colspan="2"></td></tr><tr><td colspan="7">This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.</td></tr></table>				Title			TPS65217_Test_Bd.PrjPcb		Rev	*	Doc			Overview.SchDoc				Sheet # 2 of 5			Engineer *		Date *					This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.						
Title			TPS65217_Test_Bd.PrjPcb		Rev	*																													
Doc			Overview.SchDoc																																
Sheet # 2 of 5			Engineer *																																
Date *																																			
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.																																			
	1	2	3	4																															

[3] TPS65217DRSLR


Digital GND




Power Connector (5V)



PMIC Power-On Button



PMIC Reset Button



A

B


C

A


B

C


LDO (3.3V / 500mA)



LDO (3.3V / 1A)



INT LDO / BYPASS Pin




I2C Pull-up Resistor



nINT Pull-up




PMIC Power LED




Rail	Output [V]	Sequence (Strobe)
DCDC1	1.35 [V] / 1.2 [A]	1
DCDC2	1.1 [V] / 1.2 [A]	5
DCDC3	1.1 [V] / 1.2 [A]	5
LDO1	1.8 [V] / 0.1 [A]	15
LDO2	3.3 [V] / 0.1 [A]	3
LS1 or LDO3	1.8 [V] / 0.4 [A]	2
LS2 or LDO4	3.3 [V] / 0.4 [A]	4

Decoupling Capacitors


Decap for IN5VS




Decap for DP5VS




Decap for USB_5VS



Decap for DCDC 1/2/3



Decap for LDO 1-4




Place Decaps Closely to Each Pin of PMIC


Title		TPS65217_Test_Bd.PrjPcb		Rev	*
Doc		TPS65217DRSLR.SchDoc			
Sheet # 3 of 5		Engineer *			
Date *					
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.					

D


[4] MCU




MCU RESET




PMIC Power Enable




Decoupling Capacitors




LDO Selection




MCU STATUS LED



ST-LINK Connector




Oscillator (48MHz)




Title		Rev
TPS65217_Test_Bd.PrjPcb		*
Doc		
MCU.SchDoc		
Sheet # 4 of 5	Engineer	
*		
Date		*
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.		

[5] Connector


USB Connector (Type-C)




Mount Holes




MCU GPIO Connector



PMIC Output Rails



PMIC Status Signals



Title		Rev	
TPS65217_Test_Bd.PrjPcb		*	
Doc			
Connector.SchDoc			
Sheet # 5 of 5	Engineer *		
Date *			
This document is copyright of ArkX and shall not be revealed, produced, copied, in whole or in part, nor used for any purpose other than submitted.			

# Layer Information	
L1	Top (Signal / GND)
L2	GND
L3	Power
L4	Signal / GND
L5	GND
L6	Bottom (Signal / GND)

# PCB Specification (JLCPCB)		
No	Category	Selection
1	Base Material	FR-4
2	Layer #	6 - Layer
3	Dimension	220(mm) * 160(mm)
4	Thickness	1.6T
5	Color	Black
6	Material Type	FR-4 TG155
7	Surface Finish	ENIG
8	Gold Thickness	2 U"
9	Outer Copper Weight	1 oz
10	Inner Copper Weight	0.5 oz
11	Impedance Control	No
12	Layer Stack-up	Default
13	Via Covering	Epoxy Filled & Capped
14	Min. Via Hole Size / Diameter	Hole : 0.2mm / Diameter : 0.35mm
15	Board Outline Tolerance	±0.2mm (Regular)
16	Confirm Production File	No
17	Remove Order Number	Yes
18	Flying Probe Test	Fully Test
19	Gold Fingers	No
20	30° Finger Chamfered	No
21	Castellated Holes	No
22	Edge Plating	No

